Rev. 1.1

# *FLASH MEMORY*

**CMOS**

# 8M (1M × 8/512K × 16) BIT

# CSR2930800BA-90

## ■ DESCRIPTION

The CSR2930800BA are a 8M-bit, 3.0 V-only Flash memory organized as 1M bytes of 8 bits each or 512K words of 16 bits each. TheCSR2930800BA are offered in a 48-pin TSOP(I), 44-pin SOP, and 48-ball FBGA packages. These devices are designed to be programmed in-system with the standard system 3.0 V $V_{CC}$ supply. 12.0 V $V_{PP}$ and 5.0 V $V_{CC}$ are not required for write or erase operations. The devices can also be reprogrammed in standard EPROM programmers.

The standard CSR2930800BA offer access times 90 ns, allowing operation of high-speed microprocessors without wait states. To eliminate bus contention the devices have separate chip enable ($\overline{CE}$), write enable ($\overline{WE}$), and output enable ($\overline{OE}$) controls.

The CSR2930800BA are pin and command set compatible with JEDEC standard $E^2$PROMs. Commands are written to the command register using standard microprocessor write timings. Register contents serve as input to an internal state-machine which controls the erase and programming circuitry. Write cycles also internally latch addresses and data needed for the programming and erase operations. Reading data out of the devices is similar to reading from 5.0 V and 12.0 V Flash or EPROM devices.

The CSR2930800BA are programmed by executing the program command sequence. This will invoke the Embedded Program Algorithm which is an internal algorithm that automatically times the program pulse widths and verifies proper cell margin. Typically, each sector can be programmed and verified in about 0.5 seconds.

Erase is accomplished by executing the erase command sequence. This will invoke the Embedded Erase Algorithm which is an internal algorithm that automatically preprograms the array if it is not already programmed before executing the erase operation. During erase, the devices automatically time the erase pulse widths and verify proper cell margin.

*(Continued)*

## ■ PRODUCT LINE UP

| Part No. | | CSR2930800BA |
|---|---|---|
| Ordering Part No. | $V_{CC}$ = 3.0 V $^{+0.6\ V}_{-0.3\ V}$ | -90 |
| Max Address Access Time (ns) | | 90 |
| Max $\overline{CE}$ Access Time (ns) | | 90 |
| Max $\overline{OE}$ Access Time (ns) | | 35 |

*(Continued)*

A sector is typically erased and verified in 1.0 second. (If already completely preprogrammed.)
The devices also feature a sector erase architecture. The sector mode allows each sector to be erased and reprogrammed without affecting other sectors. The CSR2930800BA are erased when shipped from the factory.
The devices feature single 3.0 V power supply operation for both read and write functions. Internally generated and regulated voltages are provided for the program and erase operations. A low $V_{CC}$ detector automatically inhibits write operations on the loss of power. The end of program or erase is detected by $\overline{\text{Data}}$ Polling of $DQ_7$, by the Toggle Bit feature on $DQ_6$, or the RY/$\overline{\text{BY}}$ output pin. Once the end of a program or erase cycle has been completed, the devices internally reset to the read mode.
The CSR2930800BA memories electrically erase the entire chip or all bits within a sector simultaneously via Fowler-Nordhiem tunneling. The bytes/words are programmed one byte/word at a time using the EPROM programming mechanism of hot electron injection.

## ■ PACKAGES

48-pin Plastic TSOP (I)




(FPT-48P-M19)

48-pin Plastic FBGA



(BGA-48P-M12)

48-pin Plastic SCSP



(WLP-48P-M03)

## ■ FEATURES

- **Single 3.0 V read, program, and erase**
  Minimizes system level power requirements
- **Compatible with JEDEC-standard commands**
  Uses same software commands as $E^2$PROMs
- **Compatible with JEDEC-standard world-wide pinouts**
  48-pin TSOP(I) (Package suffix: PFTN – Normal Bend Type)
  48-ball FBGA (Package suffix: PBT)
  48-ball SCSP (Package suffix: PW)
- **Minimum 100,000 program/erase cycles**
- **High performance**
  90 ns maximum access time
- **Sector erase architecture**
  One 8K word, two 4K words, one 16K word, and fifteen 32K words sectors in word mode
  One 16K byte, two 8K bytes, one 32K byte, and fifteen 64K bytes sectors in byte mode
  Any combination of sectors can be concurrently erased. Also supports full chip erase
- **Boot Code Sector Architecture**
  B = Bottom sector
- **Embedded Erase™* Algorithms**
  Automatically pre-programs and erases the chip or any sector
- **Embedded Program™* Algorithms**
  Automatically writes and verifies data at specified address
- **$\overline{\text{Data}}$ Polling and Toggle Bit feature for detection of program or erase cycle completion**
- **Ready/Busy output (RY/$\overline{\text{BY}}$)**
  Hardware method for detection of program or erase cycle completion
- **Automatic sleep mode**
  When addresses remain stable, automatically switch themselves to low power mode
- **Low $V_{CC}$ write inhibit ≤ 2.5 V**
- **Erase Suspend/Resume**
  Suspends the erase operation to allow a read in another sector within the same device
- **Sector protection**
  Hardware method disables any combination of sectors from program or erase operations
- **Sector Protection set function by Extended sector Protect command**
- **Temporary sector unprotection**
  Temporary sector unprotection via the $\overline{\text{RESET}}$ pin

*: Embedded Erase™ and Embedded Program™ are trademarks of Advanced Micro Devices, Inc.

## ■ PIN ASSIGNMENTS

**TSOP(I)**




(FPT-48P-M19)

*(Continued)*

*(Continued)*

**FBGA**
(Top View)
Marking side




BGA-48P-M02

| | | | | | | | | | | | |
|---|---|---|---|---|---|---|---|---|---|---|---|
| A1 | $A_3$ | A2 | $A_7$ | A3 | RY/$\overline{BY}$ | A4 | $\overline{WE}$ | A5 | $A_9$ | A6 | $A_{13}$ |
| B1 | $A_4$ | B2 | $A_{17}$ | B3 | N.C. | B4 | $\overline{RESET}$ | B5 | $A_8$ | B6 | $A_{12}$ |
| C1 | $A_2$ | C2 | $A_6$ | C3 | $A_{18}$ | C4 | N.C. | C5 | $A_{10}$ | C6 | $A_{14}$ |
| D1 | $A_1$ | D2 | $A_5$ | D3 | N.C. | D4 | N.C. | D5 | $A_{11}$ | D6 | $A_{15}$ |
| E1 | $A_0$ | E2 | $DQ_0$ | E3 | $DQ_2$ | E4 | $DQ_5$ | E5 | $DQ_7$ | E6 | $A_{16}$ |
| F1 | $\overline{CE}$ | F2 | $DQ_8$ | F3 | $DQ_{10}$ | F4 | $DQ_{12}$ | F5 | $DQ_{14}$ | F6 | $\overline{BYTE}$ |
| G1 | $\overline{OE}$ | G2 | $DQ_9$ | G3 | $DQ_{11}$ | G4 | $V_{CC}$ | G5 | $DQ_{13}$ | G6 | $DQ_{15}/A_{-1}$ |
| H1 | $V_{SS}$ | H2 | $DQ_1$ | H3 | $DQ_3$ | H4 | $DQ_4$ | H5 | $DQ_6$ | H6 | $V_{SS}$ |

SCSP
(Top View)
Marking side




(WLP-48P-M02)

## ■ PIN DESCRIPTION

| Pin name | Function |
|---|---|
| $A_{-1}$, $A_0$ to $A_{18}$ | Address Inputs |
| $DQ_0$ to $DQ_{15}$ | Data Inputs/Outputs |
| $\overline{CE}$ | Chip Enable |
| $\overline{OE}$ | Output Enable |
| $\overline{WE}$ | Write Enable |
| RY/$\overline{BY}$ | Ready/Busy Output |
| $\overline{RESET}$ | Hardware Reset Pin/Temporary Sector Unprotection |
| $\overline{BYTE}$ | Selects 8-bit or 16-bit mode |
| $V_{SS}$ | Device Ground |
| $V_{CC}$ | Device Power Supply |
| N.C. | No Internal Connection |

## ■ BLOCK DIAGRAM




## ■ LOGIC SYMBOL



## ■ DEVICE BUS OPERATION

**CSR2930800BA User Bus Operations Table ($\overline{BYTE}$ = $V_{IH}$)**

| Operation | $\overline{CE}$ | $\overline{OE}$ | $\overline{WE}$ | $A_0$ | $A_1$ | $A_6$ | $A_9$ | $DQ_0$ to $DQ_{15}$ | $\overline{RESET}$ |
|---|---|---|---|---|---|---|---|---|---|
| Auto-Select Manufacturer Code *1 | L | L | H | L | L | L | $V_{ID}$ | Code | H |
| Auto-Select Device Code *1 | L | L | H | H | L | L | $V_{ID}$ | Code | H |
| Read *3 | L | L | H | $A_0$ | $A_1$ | $A_6$ | $A_9$ | $D_{OUT}$ | H |
| Standby | H | X | X | X | X | X | X | High-Z | H |
| Output Disable | L | H | H | X | X | X | X | High-Z | H |
| Write (Program/Erase) | L | H | L | $A_0$ | $A_1$ | $A_6$ | $A_9$ | $D_{IN}$ | H |
| Enable Sector Protection *2, *4 | L | $V_{ID}$ | ⎍ | L | H | L | $V_{ID}$ | X | H |
| Verify Sector Protection *2, *4 | L | L | H | L | H | L | $V_{ID}$ | Code | H |
| Temporary Sector Unprotection | X | X | X | X | X | X | X | X | $V_{ID}$ |
| Reset (Hardware)/Standby | X | X | X | X | X | X | X | High-Z | L |

**Legend:** L = $V_{IL}$, H = $V_{IH}$, X = $V_{IL}$ or $V_{IH}$, ⎍ = Pulse input. See "■DC CHARACTERISTICS" for voltage levels.
*1: Manufacturer and device codes may also be accessed via a command register write sequence. See "CSR2930800BA Standard Command Definitions Table".
*2: Refer to "7. Sector Protection" in ■FUNCTIONAL DESCRIPTIONS.
*3: $\overline{WE}$ can be $V_{IL}$ if $\overline{OE}$ is $V_{IL}$, $\overline{OE}$ at $V_{IH}$ initiates the write operations.
*4: $V_{CC}$ = 3.3 V ± 10%
*5: It is also used for the extended sector protection.

**CSR2930800BA User Bus Operations Table ($\overline{BYTE}$ = $V_{IL}$)**

| Operation | $\overline{CE}$ | $\overline{OE}$ | $\overline{WE}$ | $DQ_{15}/A_{-1}$ | $A_0$ | $A_1$ | $A_6$ | $A_9$ | $DQ_0$ to $DQ_7$ | $\overline{RESET}$ |
|---|---|---|---|---|---|---|---|---|---|---|
| Auto-Select Manufacturer Code *1 | L | L | H | L | L | L | L | $V_{ID}$ | Code | H |
| Auto-Select Device Code *1 | L | L | H | L | H | L | L | $V_{ID}$ | Code | H |
| Read *3 | L | L | H | $A_{-1}$ | $A_0$ | $A_1$ | $A_6$ | $A_9$ | $D_{OUT}$ | H |
| Standby | H | X | X | X | X | X | X | X | High-Z | H |
| Output Disable | L | H | H | X | X | X | X | X | High-Z | H |
| Write (Program/Erase) | L | H | L | $A_{-1}$ | $A_0$ | $A_1$ | $A_6$ | $A_9$ | $D_{IN}$ | H |
| Enable Sector Protection *2, *4 | L | $V_{ID}$ | ⎍ | L | L | H | L | $V_{ID}$ | X | H |
| Verify Sector Protection *2, *4 | L | L | H | L | L | H | L | $V_{ID}$ | Code | H |
| Temporary Sector Unprotection *5 | X | X | X | X | X | X | X | X | X | $V_{ID}$ |
| Reset (Hardware)/Standby | X | X | X | X | X | X | X | X | High-Z | L |

**Legend:** L = $V_{IL}$, H = $V_{IH}$, X = $V_{IL}$ or $V_{IH}$, ⎍ = Pulse input. See "■DC CHARACTERISTICS" for voltage levels.
*1: Manufacturer and device codes may also be accessed via a command register write sequence. See "CSR2930800BA Standard Command Definitions Table".
*2: Refer to "7. Sector Protection" in ■FUNCTIONAL DESCRIPTIONS.
*3: $\overline{WE}$ can be $V_{IL}$ if $\overline{OE}$ is $V_{IL}$, $\overline{OE}$ at $V_{IH}$ initiates the write operations.
*4: $V_{CC}$ = 3.3 V ± 10%
*5: It is also used for the extended sector protection.

**CSR2930800BA Sector Protection Verify Autoselect Codes Table**

| Type | | | $A_{12}$ to $A_{18}$ | $A_6$ | $A_1$ | $A_0$ | $A_{-1}$*1 | Code (HEX) |
|---|---|---|---|---|---|---|---|---|
| Manufacture's Code | | | X | $V_{IL}$ | $V_{IL}$ | $V_{IL}$ | $V_{IL}$ | 04h |
| Device Code | CSR2930800BA | Byte | X | $V_{IL}$ | $V_{IL}$ | $V_{IH}$ | $V_{IL}$ | 5Bh |
| | | Word | | | | | X | 225Bh |
| Sector Protection | | | Sector Addresses | $V_{IL}$ | $V_{IH}$ | $V_{IL}$ | $V_{IL}$ | 01h*2 |

*1: $A_{-1}$ is for Byte mode.

*2: Outputs 01h at protected sector addresses and outputs 00h at unprotected sector addresses.

**Expanded Autoselect Code Table**

| Type | | | Code | $DQ_{15}$ | $DQ_{14}$ | $DQ_{13}$ | $DQ_{12}$ | $DQ_{11}$ | $DQ_{10}$ | $DQ_9$ | $DQ_8$ | $DQ_7$ | $DQ_6$ | $DQ_5$ | $DQ_4$ | $DQ_3$ | $DQ_2$ | $DQ_1$ | $DQ_0$ |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| Manufacturer's Code | | | 04h | $A_{-1}$/0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| Device Code | CSR2930800BA | (B) | 5Bh | $A_{-1}$ | HI-Z | HI-Z | HI-Z | HI-Z | HI-Z | HI-Z | HI-Z | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 |
| | | (W) | 225Bh | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 |
| Sector Protection | | | 01h | $A_{-1}$/0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |

(B): Byte mode
(W): Word mode
HI-Z: High-Z

**CSR2930800BA Standard Command Definitions Table**

| Command Sequence | | Bus Write Cycles Req'd | First Bus Write Cycle | | Second Bus Write Cycle | | Third Bus Write Cycle | | Fourth Bus Read/Write Cycle | | Fifth Bus Write Cycle | | Sixth Bus Write Cycle | |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| | | | Addr. | Data | Addr. | Data | Addr. | Data | Addr. | Data | Addr. | Data | Addr. | Data |
| Read/Reset | Word | 1 | XXXh | F0h | — | — | — | — | — | — | — | — | — | — |
| | Byte | | | | | | | | | | | | | |
| Read/Reset | Word | 3 | 555h | AAh | 2AAh | 55h | 555h | F0h | RA | RD | — | — | — | — |
| | Byte | | AAAh | | 555h | | AAAh | | | | | | | |
| Autoselect | Word | 3 | 555h | AAh | 2AAh | 55h | 555h | 90h | — | — | — | — | — | — |
| | Byte | | AAAh | | 555h | | AAAh | | | | | | | |
| Program | Word | 4 | 555h | AAh | 2AAh | 55h | 555h | A0h | PA | PD | — | — | — | — |
| | Byte | | AAAh | | 555h | | AAAh | | | | | | | |
| Chip Erase | Word | 6 | 555h | AAh | 2AAh | 55h | 555h | 80h | 555h | AAh | 2AAh | 55h | 555h | 10h |
| | Byte | | AAAh | | 555h | | AAAh | | AAAh | | 555h | | AAAh | |
| Sector Erase | Word | 6 | 555h | AAh | 2AAh | 55h | 555h | 80h | 555h | AAh | 2AAh | 55h | SA | 30h |
| | Byte | | AAAh | | 555h | | AAAh | | AAAh | | 555h | | | |
| Sector Erase Suspend | | | Erase can be suspended during sector erase with Addr. ("H" or "L"). Data (B0h) | | | | | | | | | | | |
| Sector Erase Resume | | | Erase can be resumed after suspend with Addr. ("H" or "L"). Data (30h) | | | | | | | | | | | |

**Notes:**
- Address bits $A_{11}$ to $A_{18}$ = X = "H" or "L" for all address commands except or Program Address (PA) and Sector Address (SA)
- Bus operations are defined in "CSR2930800BA User Bus Operations Tables ($\overline{BYTE} = V_{IH}$ and $\overline{BYTE} = V_{IL}$)" .
- RA = Address of the memory location to be read
  PA = Address of the memory location to be programmed
  Addresses are latched on the falling edge of the $\overline{WE}$ pulse.
  SA = Address of the sector to be erased. The combination of $A_{18}$, $A_{17}$, $A_{16}$, $A_{15}$, $A_{14}$, $A_{13}$, and $A_{12}$ will uniquely select any sector.
- RD = Data read from location RA during read operation.
  PD = Data to be programmed at location PA. Data is latched on the falling edge of $\overline{WE}$.
- The system should generate the following address patterns:
  Word Mode: 555h or 2AAh to addresses $A_0$ to $A_{10}$
  Byte Mode: AAAh or 555h to addresses $A_{-1}$ and $A_0$ to $A_{10}$
- Both Read/Reset commands are functionally equivalent, resetting the device to the read mode.
- Command combinations not described in "CSR2930800BA Standard Command Definitions Table" and "CSR2930800BA Extended Command Definitions Table" are illegal.

**CSR2930800BA Extended Command Definitions Table**

| Command Sequence | | Bus Write Cycles Req'd | First Bus Write Cycle | | Second Bus Write Cycle | | Third Bus Write Cycle | | Fourth Bus Read Cycle | |
|---|---|---|---|---|---|---|---|---|---|---|
| | | | Addr | Data | Addr | Data | Addr | Data | Addr | Data |
| Set to Fast Mode | Word | 3 | 555h | AAh | 2AAh | 55h | 555h | 20h | — | — |
| | Byte | | AAAh | | 555h | | AAAh | | | |
| Fast Program*1 | Word | 2 | XXXh | A0h | PA | PD | — | — | — | — |
| | Byte | | XXXh | | | | | | | |
| Reset from Fast Mode *1 | Word | 2 | XXXh | 90h | XXXh | F0h*3 | — | — | — | — |
| | Byte | | XXXh | | XXXh | | | | | |
| Extended Sector Protect*2 | Word | 4 | XXXh | 60h | SPA | 60h | SPA | 40h | SPA | SD |
| | Byte | | | | | | | | | |

SPA : Sector address to be protected. Set sector address (SA) and ($A_6$, $A_1$, $A_0$) = (0, 1, 0).

SD : Sector protection verify data. Output 01h at protected sector addresses and output 00h at unprotected sector addresses.

*1: This command is valid while Fast Mode.

*2: This command is valid while $\overline{RESET}=V_{ID}$.

*3: This data “00h” is also acceptable.

## ■ FLEXIBLE SECTOR-ERASE ARCHITECTURE

- One 16K byte, two 8K bytes, one 32K byte, and fifteen 64K bytes
- Individual-sector, multiple-sector, or bulk-erase capability
- Individual or multiple-sector protection is user definable.




**CSR2930800BA Sector Architecture**

**Sector Address Table (CSR2930800BA)**

| Sector Address | $A_{18}$ | $A_{17}$ | $A_{16}$ | $A_{15}$ | $A_{14}$ | $A_{13}$ | $A_{12}$ | Address Range (×8) | Address Range (×16) |
|---|---|---|---|---|---|---|---|---|---|
| SA0 | 0 | 0 | 0 | 0 | 0 | 0 | X | 00000h to 03FFFh | 00000h to 01FFFh |
| SA1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 04000h to 05FFFh | 02000h to 02FFFh |
| SA2 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 06000h to 07FFFh | 03000h to 03FFFh |
| SA3 | 0 | 0 | 0 | 0 | 1 | X | X | 08000h to 0FFFFh | 04000h to 07FFFh |
| SA4 | 0 | 0 | 0 | 1 | X | X | X | 10000h to 1FFFFh | 08000h to 0FFFFh |
| SA5 | 0 | 0 | 1 | 0 | X | X | X | 20000h to 2FFFFh | 10000h to 17FFFh |
| SA6 | 0 | 0 | 1 | 1 | X | X | X | 30000h to 3FFFFh | 18000h to 1FFFFh |
| SA7 | 0 | 1 | 0 | 0 | X | X | X | 40000h to 4FFFFh | 20000h to 27FFFh |
| SA8 | 0 | 1 | 0 | 1 | X | X | X | 50000h to 5FFFFh | 28000h to 2FFFFh |
| SA9 | 0 | 1 | 1 | 0 | X | X | X | 60000h to 6FFFFh | 30000h to 37FFFh |
| SA10 | 0 | 1 | 1 | 1 | X | X | X | 70000h to 7FFFFh | 38000h to 3FFFFh |
| SA11 | 1 | 0 | 0 | 0 | X | X | X | 80000h to 8FFFFh | 40000h to 47FFFh |
| SA12 | 1 | 0 | 0 | 1 | X | X | X | 90000h to 9FFFFh | 48000h to 4FFFFh |
| SA13 | 1 | 0 | 1 | 0 | X | X | X | A0000h to AFFFFh | 50000h to 57FFFh |
| SA14 | 1 | 0 | 1 | 1 | X | X | X | B0000h to BFFFFh | 58000h to 5FFFFh |
| SA15 | 1 | 1 | 0 | 0 | X | X | X | C0000h to CFFFFh | 60000h to 67FFFh |
| SA16 | 1 | 1 | 0 | 1 | X | X | X | D0000h to DFFFFh | 68000h to 6FFFFh |
| SA17 | 1 | 1 | 1 | 0 | X | X | X | E0000h to EFFFFh | 70000h to 77FFFh |
| SA18 | 1 | 1 | 1 | 1 | X | X | X | F0000h to FFFFFh | 78000h to 7FFFFh |

## ■ FUNCTIONAL DESCRIPTION

### 1. Read Mode

The CSR2930800BA have two control functions which must be satisfied in order to obtain data at the outputs. $\overline{CE}$ is the power control and should be used for a device selection. $\overline{OE}$ is the output control and should be used to gate data to the output pins if a device is selected.
Address access time ($t_{ACC}$) is equal to the delay from stable addresses to valid output data. The chip enable access time ($t_{CE}$) is the delay from stable addresses and stable $\overline{CE}$ to valid data at the output pins. The output enable access time is the delay from the falling edge of $\overline{OE}$ to valid data at the output pins. (Assuming the addresses have been stable for at least $t_{ACC}$-$t_{OE}$ time.) When reading out a data without changing addresses after power-up, it is necessary to input hardware reset or change $\overline{CE}$ pin from “H” or “L”

### 2. Standby Mode

There are two ways to implement the standby mode on the CSR2930800BA devices, one using both the $\overline{CE}$ and $\overline{RESET}$ pins; the other via the $\overline{RESET}$ pin only.
When using both pins, a CMOS standby mode is achieved with $\overline{CE}$ and $\overline{RESET}$ inputs both held at $V_{CC}$ ± 0.3 V. Under this condition the current consumed is less than 5 μA. The device can be read with standard access time ($t_{CE}$) from either of these standby modes. During Embedded Algorithm operation, $V_{CC}$ active current ($I_{CC2}$) is required even $\overline{CE}$ = “H”.
When using the $\overline{RESET}$ pin only, a CMOS standby mode is achieved with $\overline{RESET}$ input held at $V_{SS}$ ± 0.3 V ($\overline{CE}$ = “H” or “L”). Under this condition the current is consumed is less than 5 μA. Once the $\overline{RESET}$ pin is taken high, the device requires $t_{RH}$ of wake up time before outputs are valid for read access.
In the standby mode the outputs are in the high impedance state, independent of the $\overline{OE}$ input.

### 3. Automatic Sleep Mode

There is a function called automatic sleep mode to restrain power consumption during read-out of CSR2930800BA data. This mode can be used effectively with an application requested low power consumption such as handy terminals.
To activate this mode, CSR2930800BA automatically switch themselves to low power mode when CSR2930800BA addresses remain stably during access fine of 150 ns. It is not necessary to control $\overline{CE}$, $\overline{WE}$, and $\overline{OE}$ on the mode. Under the mode, the current consumed is typically 1 μA (CMOS Level).
Since the data are latched during this mode, the data are read-out continuously. If the addresses are changed, the mode is canceled automatically and CSR2930800BA read-out the data for changed addresses.

### 4. Output Disable

With the $\overline{OE}$ input at a logic high level ($V_{IH}$), output from the devices are disabled. This will cause the output pins to be in a high impedance state.

### 5. Autoselect

The autoselect mode allows the reading out of a binary code from the devices and will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the devices to be programmed with its corresponding programming algorithm. This mode is functional over the entire temperature range of the devices.
To activate this mode, the programming equipment must force $V_{ID}$ (11.5 V to 12.5 V) on address pin $A_9$. Two identifier bytes may then be sequenced from the devices outputs by toggling address $A_0$ from $V_{IL}$ to $V_{IH}$. All addresses are DON’T CARES except $A_0$, $A_1$, $A_6$, and $A_{-1}$. (See “CSR2930800BA Sector Protection Verify Autoselect Codes Table” in■DEVICE BUS OPERATION.)
The manufacturer and device codes may also be read via the command register, for instances when the CSR2930800BA are erased or programmed in a system without access to high voltage on the $A_9$ pin. The command sequence is illustrated in “CSR2930800BA Standard Command Definitions Table” (■DEVICE BUS OPERATION). (Refer to “2. Autoselect Command” in ■COMMAND DEFINITIONS.)

Byte 0 ($A_0$ = $V_{IL}$) represents the manufacturer's code (04h) and ($A_0$ = $V_{IH}$) represents the device identifier code (CSR2930800BA = 5Bh for ×8 mode; CSR2930800BA = 225Bh for ×16 mode). These two bytes/words are given in "CSR2930800BA Sector Protection Verify Autoselect Codes Table" and "Expanded Autoselect Code Table" (■DEVICE BUS OPERATION). All identifiers for manufactures and device will exhibit odd parity with $DQ_7$ defined as the parity bit. In order to read the proper device codes when executing the autoselect, $A_1$ must be $V_{IL}$. (See "CSR2930800BA User Bus Operations Tables ($\overline{BYTE}$ = $V_{IH}$ and $\overline{BYTE}$ = $V_{IL}$)" in ■DEVICE BUS OPERATION.)

## 6. Write

Device erasure and programming are accomplished via the command register. The contents of the register serve as inputs to the internal state machine. The state machine outputs dictate the function of the device. The command register itself does not occupy any addressable memory location. The register is a latch used to store the commands, along with the address and data information needed to execute the command. The command register is written by bringing $\overline{WE}$ to $V_{IL}$, while $\overline{CE}$ is at $V_{IL}$ and $\overline{OE}$ is at $V_{IH}$. Addresses are latched on the falling edge of $\overline{WE}$ or $\overline{CE}$, whichever happens later; while data is latched on the rising edge of $\overline{WE}$ or $\overline{CE}$, whichever happens first. Standard microprocessor write timings are used.
Refer to AC Write Characteristics and the Erase/Programming Waveforms for specific timing parameters.

## 7. Sector Protection

The CSR2930800BA feature hardware sector protection. This feature will disable both program and erase operations in any number of sectors (0 through 18). The sector protection feature is enabled using programming equipment at the user's site. The devices are shipped with all sectors unprotected.
To activate this mode, the programming equipment must force $V_{ID}$ on address pin $A_9$ and control pin $\overline{OE}$, (suggest $V_{ID}$ = 11.5 V), $\overline{CE}$ = $V_{IL}$, and $A_6$ = $V_{IL}$. The sector addresses ($A_{18}$, $A_{17}$, $A_{16}$, $A_{15}$, $A_{14}$, $A_{13}$, and $A_{12}$) should be set to the sector to be protected. "CSR2930800BA Standard Command Definitions Table" and "CSR2930800BA Extended Command Definitions Table" in ■DEVICE BUS OPERATION define the sector address for each of the nineteen (19) individual sectors. Programming of the protection circuitry begins on the falling edge of the $\overline{WE}$ pulse and is terminated with the rising edge of the same. Sector addresses must be held constant during the $\overline{WE}$ pulse. See "13. AC Waveforms for Sector Protection Timing Diagram" in ■SWITCHING WAVEFORMS and "5. Sector Protection Algorithm" in ■FLOW CHART for sector protection waveforms and algorithm.
To verify programming of the protection circuitry, the programming equipment must force $V_{ID}$ on address pin $A_9$ with $\overline{CE}$ and $\overline{OE}$ at $V_{IL}$ and $\overline{WE}$ at $V_{IH}$. Scanning the sector addresses ($A_{18}$, $A_{17}$, $A_{16}$, $A_{15}$, $A_{14}$, $A_{13}$, and $A_{12}$) while ($A_6$, $A_1$, $A_0$) = (0, 1, 0) will produce a logical "1" code at device output $DQ_0$ for a protected sector. Otherwise the devices will read 00h for unprotected sector. In this mode, the lower order addresses, except for $A_0$, $A_1$, and $A_6$ are DON'T CARES. Address locations with $A_1$ = $V_{IL}$ are reserved for Autoselect manufacturer and device codes. $A_{-1}$ requires to apply to $V_{IL}$ on byte mode.
It is also possible to determine if a sector is protected in the system by writing an Autoselect command. Performing a read operation at the address location XX02h, where the higher order addresses ($A_{18}$, $A_{17}$, $A_{16}$, $A_{15}$, $A_{14}$, $A_{13}$, and $A_{12}$) are the desired sector address will produce a logical "1" at $DQ_0$ for a protected sector. See "CSR2930800BA Sector Protection Verify Autoselect Codes Table" and "Expanded Autoselect Code Table" in ■DEVICE BUS OPERATION for Autoselect codes.

## 8. Temporary Sector Unprotection

This feature allows temporary unprotection of previously protected sectors of the CSR2930800BA devices in order to change data. The Sector Unprotection mode is activated by setting the $\overline{\text{RESET}}$ pin to high voltage (12 V). During this mode, formerly protected sectors can be programmed or erased by selecting the sector addresses. Once the 12 V is taken away from the $\overline{\text{RESET}}$ pin, all the previously protected sectors will be protected again. See “14. Temporary Sector Unprotection Timing Diagram” in ■SWITCHING WAVEFORMS and “6. Temporary Sector Unprotection Algorithm” in ■FLOW CHART.

## 9. RESET

### Hardware Reset

The CSR2930800BA devices may be reset by driving the $\overline{\text{RESET}}$ pin to $V_{IL}$. The $\overline{\text{RESET}}$ pin has a pulse requirement and has to be kept low ($V_{IL}$) for at least 500 ns in order to properly reset the internal state machine. Any operation in the process of being executed will be terminated and the internal state machine will be reset to the read mode 20 µs after the $\overline{\text{RESET}}$ pin is driven low. Furthermore, once the $\overline{\text{RESET}}$ pin goes high, the devices require an additional $t_{RH}$ before it will allow read access. When the $\overline{\text{RESET}}$ pin is low, the devices will be in the standby mode for the duration of the pulse and all the data output pins will be tri-stated. If a hardware reset occurs during a program or erase operation, the data at that particular location will be corrupted. Please note that the RY/$\overline{\text{BY}}$ output signal should be ignored during the $\overline{\text{RESET}}$ pulse. See “9. $\overline{\text{RESET}}$/RY/$\overline{\text{BY}}$ Timing Diagram” in ■SWITCHING WAVEFORMS for the timing diagram. Refer to “8. Temporary Sector Unprotection” for additional functionality.

If hardware reset occurs during Embedded Erase Algorithm, there is a possibility that the erasing sector(s) cannot be used.

## ■ COMMAND DEFINITIONS

Device operations are selected by writing specific address and data sequences into the command register. Writing incorrect address and data values or writing them in the improper sequence will reset the devices to the read mode. "CSR2930800BA Standard Command Definitions Table" in ■DEVICE BUS OPERATION defines the valid register command sequences. Note that the Erase Suspend (B0h) and Erase Resume (30h) commands are valid only while the Sector Erase operation is in progress. Moreover both Read/Reset commands are functionally equivalent, resetting the device to the read mode. Please note that commands are always written at $DQ_0$ to $DQ_7$ and $DQ_8$ to $DQ_{15}$ bits are ignored.

### 1. Read/Reset Command

In order to return from Autoselect mode or Exceeded Timing Limits ($DQ_5$ = 1) to read/reset mode, the read/reset operation is initiated by writing the Read/Reset command sequence into the command register. Microprocessor read cycles retrieve array data from the memory. The devices remain enabled for reads until the command register contents are altered.
The devices will automatically power-up in the read/reset state. In this case, a command sequence is not required to read data. Standard microprocessor read cycles will retrieve array data. This default value ensures that no spurious alteration of the memory content occurs during the power transition. Refer to the AC Read Characteristics and Waveforms for the specific timing parameters.

### 2. Autoselect Command

Flash memories are intended for use in applications where the local CPU alters memory contents. As such, manufacture and device codes must be accessible while the devices reside in the target system. PROM programmers typically access the signature codes by raising $A_9$ to a high voltage. However, multiplexing high voltage onto the address lines is not generally desired system design practice.
The device contains an Autoselect command operation to supplement traditional PROM programming methodology. The operation is initiated by writing the Autoselect command sequence into the command register. Following the command write, a read cycle from address XX00h retrieves the manufacture code of 04h. A read cycle from address XX01h for ×16(XX02h for ×8) returns the device code (CSR2930800BA = 5Bh for ×8 mode; CSR2930800BA = 225Bh for ×16 mode). (See "CSR2930800BA Sector Protection Verify Autoselect Codes Table" and "Expanded Autoselect Code Table" in ■DEVICE BUS OPERATION.) All manufacturer and device codes will exhibit odd parity with $DQ_7$ defined as the parity bit. Sector state (protection or unprotection) will be informed by address XX02h for ×16 (XX04h for ×8).
Scanning the sector addresses ($A_{18}$, $A_{17}$, $A_{16}$, $A_{15}$, $A_{14}$, $A_{13}$, and $A_{12}$) while ($A_6$, $A_1$, $A_0$) = (0, 1, 0) will produce a logical “1” at device output $DQ_0$ for a protected sector. The programming verification should be perform margin mode on the protected sector. (See “CSR2930800BA User Bus Operations Tables ($\overline{BYTE}$ = $V_{IH}$ and $\overline{BYTE}$ = $V_{IL}$)” in ■DEVICE BUS OPERATION.)
To terminate the operation, it is necessary to write the Read/Reset command sequence into the register, and also to write the Autoselect command during the operation, execute it after writing Read/Reset command sequence.

### 3. Byte/Word Programming

The devices are programmed on a byte-by-byte (or word-by-word) basis. Programming is a four bus cycle operation. There are two “unlock” write cycles. These are followed by the program set-up command and data write cycles. Addresses are latched on the falling edge of $\overline{CE}$ or $\overline{WE}$, whichever happens later and the data is latched on the rising edge of $\overline{CE}$ or $\overline{WE}$, whichever happens first. The rising edge of $\overline{CE}$ or $\overline{WE}$ (whichever happens first) begins programming. Upon executing the Embedded Program Algorithm command sequence, the system is not required to provide further controls or timings. The device will automatically provide adequate internally generated program pulses and verify the programmed cell margin.
The automatic programming operation is completed when the data on $DQ_7$ is equivalent to data written to this bit at which time the devices return to the read mode and addresses are no longer latched. (See “Hardware Sequence Flags Table”.) Therefore, the devices require that a valid address to the devices be supplied by the system at this particular instance of time. Hence, $\overline{Data}$ Polling must be performed at the memory location which is being programmed.
Any commands written to the chip during this period will be ignored. If hardware reset occurs during the programming operation, it is impossible to guarantee the data are being written.
Programming is allowed in any sequence and across sector boundaries. Beware that a data “0” cannot be programmed back to a “1”. Attempting to do so may either hang up the device or result in an apparent success according to the data polling algorithm but a read from read/reset mode will show that the data is still “0”. Only erase operations can convert “0”s to “1”s.
“1. Embedded Program™ Algorithm” in ■FLOW CHART illustrates the Embedded Program™ Algorithm using typical command strings and bus operations.

### 4. Chip Erase

Chip erase is a six bus cycle operation. There are two “unlock” write cycles. These are followed by writing the “set-up” command. Two more “unlock” write cycles are then followed by the chip erase command.
Chip erase does not require the user to program the device prior to erase. Upon executing the Embedded Erase Algorithm command sequence the devices will automatically program and verify the entire memory for an all zero data pattern prior to electrical erase (Preprogram function). The system is not required to provide any controls or timings during these operations.
The automatic erase begins on the rising edge of the last $\overline{WE}$ pulse in the command sequence and terminates when the data on $DQ_7$ is “1” (See “8. Write Operation Status”.) at which time the device returns to read the mode.

Chip Erase Time; Sector Erase Time × All sectors + Chip Program Time (Preprogramming)

“2. Embedded Erase™ Algorithm” in ■FLOW CHART illustrates the Embedded Erase™ Algorithm using typical command strings and bus operations.

### 5. Sector Erase

Sector erase is a six bus cycle operation. There are two “unlock” write cycles. These are followed by writing the “set-up” command. Two more “unlock” write cycles are then followed by the Sector Erase command. The sector address (any address location within the desired sector) is latched on the falling edge of $\overline{WE}$, while the command (Data=30h) is latched on the rising edge of $\overline{WE}$. After time-out of 50 μs from the rising edge of the last sector erase command, the sector erase operation will begin.
Multiple sectors may be erased concurrently by writing the six bus cycle operations on "CSR2930800BA Standard Command Definitions Table" in ■DEVICE BUS OPERATION. This sequence is followed with writes of the Sector Erase command to addresses in other sectors desired to be concurrently erased. The time between writes must be less than 50 μs otherwise that command will not be accepted and erasure will start. It is recommended that processor interrupts be disabled during this time to guarantee this condition. The interrupts can be re-enabled after the last Sector Erase command is written. A time-out of 50 μs from the rising edge of the last $\overline{WE}$ will initiate the execution of the Sector Erase command(s). If another falling edge of the $\overline{WE}$ occurs

within the 50 μs time-out window the timer is reset. (Monitor $DQ_3$ to determine if the sector erase timer window is still open, see "12. $DQ_3$", Sector Erase Timer.) Any command other than Sector Erase or Erase Suspend during this time-out period will reset the devices to the read mode, ignoring the previous command string. Resetting the devices once execution has begun will corrupt the data in the sector. In that case, restart the erase on those sectors and allow them to complete. (Refer to "8. Write Operation Status" for Sector Erase Timer operation.) Loading the sector erase buffer may be done in any sequence and with any number of sectors (0 to 18).

Sector erase does not require the user to program the devices prior to erase. The devices automatically program all memory locations in the sector(s) to be erased prior to electrical erase (Preprogram function). When erasing a sector or sectors the remaining unselected sectors are not affected. The system is not required to provide any controls or timings during these operations.

The automatic sector erase begins after the 50 μs time out from the rising edge of the $\overline{WE}$ pulse for the last sector erase command pulse and terminates when the data on $DQ_7$ is "1" (See "8. Write Operation Status".) at which time the devices return to the read mode. $\overline{Data}$ polling must be performed at an address within any of the sectors being erased. Multiple Sector Erase Time; [Sector Erase Time + Sector Program Time (Preprogramming)] × Number of Sector Erase

"2. Embedded Erase™ Algorithm" in ■FLOW CHART illustrates the Embedded Erase™ Algorithm using typical command strings and bus operations.

## 6. Erase Suspend

The Erase Suspend command allows the user to interrupt a Sector Erase operation and then perform data reads from or programs to a sector not being erased. This command is applicable ONLY during the Sector Erase operation which includes the time-out period for sector erase. The Erase Suspend command will be ignored if written during the Chip Erase operation or Embedded Program Algorithm. Writting the Erase Suspend command during the Sector Erase time-out results in immediate termination of the time-out period and suspension of the erase operation.

Writing the Erase Resume command resumes the erase operation. The addresses are DON'T CARES when writing the Erase Suspend or Erase Resume command.

When the Erase Suspend command is written during the Sector Erase operation, the device will take a maximum of 20 μs to suspend the erase operation. When the devices have entered the erase-suspended mode, the RY/$\overline{BY}$ output pin and the $DQ_7$ bit will be at logic "1", and $DQ_6$ will stop toggling. The user must use the address of the erasing sector for reading $DQ_6$ and $DQ_7$ to determine if the erase operation has been suspended. Further writes of the Erase Suspend command are ignored.

When the erase operation has been suspended, the devices default to the erase-suspend-read mode. Reading data in this mode is the same as reading from the standard read mode except that the data must be read from sectors that have not been erase-suspended. Successively reading from the erase-suspended sector while the device is in the erase-suspend-read mode will cause $DQ_2$ to toggle. (See "13. $DQ_2$".)

After entering the erase-suspend-read mode, the user can program the device by writing the appropriate command sequence for Program. This program mode is known as the erase-suspend-program mode. Again, programming in this mode is the same as programming in the regular Program mode except that the data must be programmed to sectors that are not erase-suspended. Successively reading from the erase-suspended sector while the devices are in the erase-suspend-program mode will cause $DQ_2$ to toggle. The end of the erase-suspended Program operation is detected by the RY/$\overline{BY}$ output pin, $\overline{Data}$ polling of $DQ_7$, or by the Toggle Bit I ($DQ_6$) which is the same as the regular Program operation. Note that $DQ_7$ must be read from the Program address while $DQ_6$ can be read from any address.

To resume the operation of Sector Erase, the Resume command (30h) should be written. Any further writes of the Resume command at this point will be ignored. Another Erase Suspend command can be written after the chip has resumed erasing.

## 7. Extended Command

### (1) Fast Mode

CSR2930800BA has Fast Mode function. This mode dispenses with the initial two unclock cycles required in the standard program command sequence by writing Fast Mode command into the command register. In this mode, the required bus cycle for programming is two cycles instead of four bus cycles in standard program command. (Do not write erase command in this mode.) The read operation is also executed after exiting this mode. To exit this mode, it is necessary to write Fast Mode Reset command into the command register. (Refer to "8. Embedded Program™ Algorithm for Fast Mode" in "■FLOW CHART" Extended algorithm.) The $V_{CC}$ active current is required even $\overline{CE}$ = $V_{IH}$ during Fast Mode.

### (2) Fast Programming

During Fast Mode, the programming can be executed with two bus cycles operation. The Embedded Program Algorithm is executed by writing program set-up command (A0h) and data write cycles (PA/PD). (Refer to "8. Embedded Program™ Algorithm for Fast Mode" in "■FLOW CHART" Extended algorithm.)

### (3) Extended Sector Protection

In addition to normal sector protection, the CSR2930800BA has Extended Sector Protection as extended function. This function enable to protect sector by forcing $V_{ID}$ on $\overline{RESET}$ pin and write a commnad sequence. Unlike conventional procedure, it is not necessary to force $V_{ID}$ and control timing for control pins. The only $\overline{RESET}$ pin requires $V_{ID}$ for sector protection in this mode. The extended sector protect requires $V_{ID}$ on $\overline{RESET}$ pin. With this condition, the operation is initiated by writing the set-up command (60h) into the command register. Then, the sector addresses pins ($A_{18}$, $A_{17}$, $A_{16}$, $A_{15}$, $A_{14}$, $A_{13}$ and $A_{12}$) and ($A_6$, $A_1$, $A_0$) = (0, 1, 0) should be set to the sector to be protected (recommend to set $V_{IL}$ for the other addresses pins), and write extended sector protect command (60h). A sector is typically protected in 150 µs. To verify programming of the protection circuitry, the sector addresses pins ($A_{18}$, $A_{17}$, $A_{16}$, $A_{15}$, $A_{14}$, $A_{13}$ and $A_{12}$) and ($A_6$, $A_1$, $A_0$) = (0, 1, 0) should be set and write a command (40h). Following the command write, a logical "1" at device output $DQ_0$ will produce for protected sector in the read operation. If the output data is logical "0", please repeat to write extended sector protect command (60h) again. To terminate the operation, it is necessary to set $\overline{RESET}$ pin to $V_{IH}$.

## 8. Write Operation Status

**Hardware Sequence Flags Table**

| Status | | | $DQ_7$ | $DQ_6$ | $DQ_5$ | $DQ_3$ | $DQ_2$ |
|---|---|---|---|---|---|---|---|
| In Progress | Embedded Program Algorithm | | $\overline{DQ_7}$ | Toggle | 0 | 0 | 1 |
| | Embedded Erase Algorithm | | 0 | Toggle | 0 | 1 | Toggle |
| | Erase Suspended Mode | Erase Suspend Read (Erase Suspended Sector) | 1 | 1 | 0 | 0 | Toggle |
| | | Erase Suspend Read (Non-Erase Suspended Sector) | Data | Data | Data | Data | Data |
| | | Erase Suspend Program (Non-Erase Suspended Sector) | $\overline{DQ_7}$ | Toggle *1 | 0 | 0 | 1 *2 |
| Exceeded Time Limits | Embedded Program Algorithm | | $\overline{DQ_7}$ | Toggle | 1 | 0 | 1 |
| | Embedded Erase Algorithm | | 0 | Toggle | 1 | 1 | N/A |
| | Erase Suspended Mode | Erase Suspend Program (Non-Erase Suspended Sector) | $\overline{DQ_7}$ | Toggle | 1 | 0 | N/A |

*1: Performing successive read operations from any address will cause $DQ_6$ to toggle.

*2: Reading the byte address being programmed while in the erase-suspend program mode will indicate logic "1" at the $DQ_2$ bit. However, successive reads from the erase-suspended sector will cause $DQ_2$ to toggle.

Notes: • $DQ_0$ and $DQ_1$ are reserve pins for future use.
• $DQ_4$ is internal use only.

### 9. $DQ_7$

$\overline{\text{Data}}$ Polling

The CSR2930800BA devices feature $\overline{\text{Data}}$ Polling as a method to indicate to the host that the Embedded Algorithms are in progress or completed. During the Embedded Program Algorithm an attempt to read the devices will produce the complement of the data last written to $DQ_7$. Upon completion of the Embedded Program Algorithm, an attempt to read the device will produce the true data last written to $DQ_7$. During the Embedded Erase Algorithm, an attempt to read the device will produce a "0" at the $DQ_7$ output. Upon completion of the Embedded Erase Algorithm an attempt to read the device will produce a "1" at the $DQ_7$ output. The flowchart for $\overline{\text{Data}}$ Polling ($DQ_7$) is shown in "3. $\overline{\text{Data}}$ Polling Algorithm" (■FLOW CHART).

For chip erase and sector erase, the $\overline{\text{Data}}$ Polling is valid after the rising edge of the sixth $\overline{\text{WE}}$ pulse in the six write pulse sequence. $\overline{\text{Data}}$ Polling must be performed at sector address within any of the sectors being erased and not a protected sector. Otherwise, the status may not be valid. Once the Embedded Algorithm operation is close to being completed, the CSR2930800BA data pins ($DQ_7$) may change asynchronously while the output enable ($\overline{\text{OE}}$) is asserted low. This means that the devices are driving status information on $DQ_7$ at one instant of time and then that byte's valid data at the next instant of time. Depending on when the system samples the $DQ_7$ output, it may read the status or valid data. Even if the device has completed the Embedded Algorithm operation and $DQ_7$ has a valid data, the data outputs on $DQ_0$ to $DQ_6$ may be still invalid. The valid data on $DQ_0$ to $DQ_7$ will be read on the successive read attempts.

The $\overline{\text{Data}}$ Polling feature is only active during the Embedded Programming Algorithm, Embedded Erase Algorithm or sector erase time-out. (See "Hardware Sequence Flags Table".)

See "6. AC Waveforms for $\overline{\text{Data}}$ Polling during Embedded Algorithm Operations" in ■SWITCHING WAVEFORMS for the $\overline{\text{Data}}$ Polling timing specifications and diagrams.

### 10. $DQ_6$

Toggle Bit I

The CSR2930800BA also feature the "Toggle Bit I" as a method to indicate to the host system that the Embedded Algorithms are in progress or completed.

During an Embedded Program or Erase Algorithm cycle, successive attempts to read ($\overline{\text{OE}}$ toggling) data from the devices will result in $DQ_6$ toggling between one and zero. Once the Embedded Program or Erase Algorithm cycle is completed, $DQ_6$ will stop toggling and valid data will be read on the next successive attempts. During programming, the Toggle Bit I is valid after the rising edge of the fourth $\overline{\text{WE}}$ pulse in the four write pulse sequence. For chip erase and sector erase, the Toggle Bit I is valid after the rising edge of the sixth $\overline{\text{WE}}$ pulse in the six write pulse sequence. The Toggle Bit I is active during the sector time out.

In programming, if the sector being written to is protected, the toggle bit will toggle for about 2 µs and then stop toggling without the data having changed. In erase, the devices will erase all the selected sectors except for the ones that are protected. If all selected sectors are protected, the chip will toggle the toggle bit for about 100 µs and then drop back into read mode, having changed none of the data.

Either $\overline{\text{CE}}$ or $\overline{\text{OE}}$ toggling will cause the $DQ_6$ to toggle. In addition, an Erase Suspend/Resume command will cause the $DQ_6$ to toggle.

See "7. AC Waveforms for Toggle Bit I during Embedded Algorithm Operations" in ■SWITCHING WAVEFORMS for the Toggle Bit I timing specifications and diagrams.

### 11. $DQ_5$

Exceeded Timing Limits

$DQ_5$ will indicate if the program or erase time has exceeded the specified limits (internal pulse count). Under these conditions $DQ_5$ will produce a "1". This is a failure condition which indicates that the program or erase cycle was not successfully completed. $\overline{\text{Data}}$ Polling is the only operating function of the devices under this condition. The $\overline{\text{CE}}$ circuit will partially power down the device under these conditions (to approximately 2 mA).

The $\overline{OE}$ and $\overline{WE}$ pins will control the output disable functions as described in "CSR2930800BA User Bus Operations Tables ($\overline{BYTE}$ = $V_{IH}$ and $\overline{BYTE}$ = $V_{IL}$)" in ■DEVICE BUS OPERATION.

The $DQ_5$ failure condition may also appear if a user tries to program a non blank location without erasing. In this case the devices lock out and never complete the Embedded Algorithm operation. Hence, the system never reads a valid data on $DQ_7$ bit and $DQ_6$ never stops toggling. Once the devices have exceeded timing limits, the $DQ_5$ bit will indicate a "1." Please note that this is not a device failure condition since the devices were incorrectly used. If this occurs, reset the device with command sequence.

**12. $DQ_3$**

Sector Erase Timer

After the completion of the initial sector erase command sequence the sector erase time-out will begin. $DQ_3$ will remain low until the time-out is complete. $\overline{Data}$ Polling and Toggle Bit are valid after the initial sector erase command sequence.
If $\overline{Data}$ Polling or the Toggle Bit I indicates the device has been written with a valid erase command, $DQ_3$ may be used to determine if the sector erase timer window is still open. If $DQ_3$ is high ("1") the internally controlled erase cycle has begun; attempts to write subsequent commands to the device will be ignored until the erase operation is completed as indicated by $\overline{Data}$ Polling or Toggle Bit I. If $DQ_3$ is low ("0"), the device will accept additional sector erase commands. To insure the command has been accepted, the system software should check the status of $DQ_3$ prior to and following each subsequent Sector Erase command. If $DQ_3$ were high on the second status check, the command may not have been accepted.
See "Hardware Sequence Flags Table".

**13. $DQ_2$**

Toggle Bit II

This toggle bit II, along with $DQ_6$, can be used to determine whether the devices are in the Embedded Erase Algorithm or in Erase Suspend.
Successive reads from the erasing sector will cause $DQ_2$ to toggle during the Embedded Erase Algorithm. If the devices are in the erase-suspended-read mode, successive reads from the erase-suspended sector will cause $DQ_2$ to toggle. When the devices are in the erase-suspended-program mode, successive reads from the byte address of the non-erase suspended sector will indicate a logic "1" at the $DQ_2$ bit.
$DQ_6$ is different from $DQ_2$ in that $DQ_6$ toggles only when the standard program or Erase, or Erase Suspend Program operation is in progress. The behavior of these two status bits, along with that of $DQ_7$, is summarized as follows:
For example, $DQ_2$ and $DQ_6$ can be used together to determine if the erase-suspend-read mode is in progress. ($DQ_2$ toggles while $DQ_6$ does not.) See also "Hardware Sequence Flags Table" and "15. $DQ_2$ vs. $DQ_6$" in ■SWITCHING WAVEFORMS.
Furthermore, $DQ_2$ can also be used to determine which sector is being erased. When the device is in the erase mode, $DQ_2$ toggles if this bit is read from an erasing sector.

| Mode | $DQ_7$ | $DQ_6$ | $DQ_2$ |
|---|---|---|---|
| Program | $\overline{DQ_7}$ | Toggle | 1 |
| Erase | 0 | Toggle | Toggle |
| Erase-Suspend Read (Erase-Suspended Sector) *1 | 1 | 1 | Toggle |
| Erase-Suspend Program | $\overline{DQ_7}$ | Toggle *1 | 1 *2 |

*1: Performing successive read operations from any address will cause $DQ_6$ to toggle.

*2: Reading the byte address being programmed while in the erase-suspend program mode will indicate logic "1" at the $DQ_2$ bit. However, successive reads from the erase-suspended sector will cause $DQ_2$ to toggle.

### 14. RY/$\overline{BY}$

Ready/Busy

The CSR2930800BA provide a RY/$\overline{BY}$ open-drain output pin as a way to indicate to the host system that the Embedded Algorithms are either in progress or has been completed. If the output is low, the devices are busy with either a program or erase operation. If the output is high, the devices are ready to accept any read/write or erase operation. When the RY/$\overline{BY}$ pin is low, the devices will not accept any additional program or erase commands. If the CSR2930800BA are placed in an Erase Suspend mode, the RY/$\overline{BY}$ output will be high. During programming, the RY/$\overline{BY}$ pin is driven low after the rising edge of the fourth $\overline{WE}$ pulse. During an erase operation, the RY/$\overline{BY}$ pin is driven low after the rising edge of the sixth $\overline{WE}$ pulse. The RY/$\overline{BY}$ pin will indicate a busy condition during the $\overline{RESET}$ pulse. Refer to "8. RY/$\overline{BY}$ Timing Diagram during Program/Erase Operations" and "9. $\overline{RESET}$/RY/$\overline{BY}$ Timing Diagram" in ■SWITCHING WAVEFORMS for a detailed timing diagram. The RY/$\overline{BY}$ pin is pulled high in standby mode.

Since this is an open-drain output, RY/$\overline{BY}$ pins can be tied together in parallel with a pull-up resistor to $V_{CC}$.

### 15. Byte/Word Configuration

The $\overline{BYTE}$ pin selects the byte (8-bit) mode or word (16-bit) mode for the CSR2930800BA devices. When this pin is driven high, the devices operate in the word (16-bit) mode. The data is read and programmed at $DQ_0$ to $DQ_{15}$. When this pin is driven low, the devices operate in byte (8-bit) mode. Under this mode, the $DQ_{15}/A_{-1}$ pin becomes the lowest address bit and $DQ_8$ to $DQ_{14}$ bits are tri-stated. However, the command bus cycle is always an 8-bit operation and hence commands are written at $DQ_0$ to $DQ_7$ and the $DQ_8$ to $DQ_{15}$ bits are ignored. Refer to "10. Timing Diagram for Word Mode Configuration" and "11. Timing Diagram for BYTE Mode Configuration" and "12. $\overline{BYTE}$ Timing Diagram for Write Operations" in ■SWITCHING WAVEFORMS for the timing diagram.

### 16. Data Protection

The CSR2930800BA are designed to offer protection against accidental erasure or programming caused by spurious system level signals that may exist during power transitions. During power up the devices automatically reset the internal state machine in the Read mode. Also, with its control register architecture, alteration of the memory contents only occurs after successful completion of specific multi-bus cycle command sequences. The devices also incorporate several features to prevent inadvertent write cycles resulting form $V_{CC}$ power-up and power-down transitions or system noise.

### 17. Low $V_{CC}$ Write Inhibit

To avoid initiation of a write cycle during $V_{CC}$ power-up and power-down, a write cycle is locked out for $V_{CC}$ less than 2.3 V (typically 2.4 V). If $V_{CC} < V_{LKO}$, the command register is disabled and all internal program/erase circuits are disabled. Under this condition the device will reset to the read mode. Subsequent writes will be ignored until the $V_{CC}$ level is greater than $V_{LKO}$. It is the users responsibility to ensure that the control pins are logically correct to prevent unintentional writes when $V_{CC}$ is above 2.3 V.

If Embedded Erase Algorithm is interrupted, there is possibility that the erasing sector(s) cannot be used.

### 18. Write Pulse "Glitch" Protection

Noise pulses of less than 3 ns (typical) on $\overline{OE}$, $\overline{CE}$, or $\overline{WE}$ will not initiate a write cycle.

### 19. Logical Inhibit

Writing is inhibited by holding any one of $\overline{OE} = V_{IL}$, $\overline{CE} = V_{IH}$, or $\overline{WE} = V_{IH}$. To initiate a write cycle $\overline{CE}$ and $\overline{WE}$ must be a logical zero while $\overline{OE}$ is a logical one.

### 20. Power-Up Write Inhibit

Power-up of the devices with $\overline{WE} = \overline{CE} = V_{IL}$ and $\overline{OE} = V_{IH}$ will not accept commands on the rising edge of $\overline{WE}$. The internal state machine is automatically reset to the read mode on power-up.

## ■ ABSOLUTE MAXIMUM RATINGS

| Parameter | Symbol | Rating | | Unit |
|---|---|---|---|---|
| | | Min | Max | |
| Storage Temperature | | –55 | +125 | °C |
| Ambient Temperature with Power Applied | | –40 | +85 | °C |
| Voltage with respect to Ground All pins except $A_9$, $\overline{OE}$, $\overline{RESET}$ *1 | | –0.5 | $V_{CC}$+0.5 | V |
| $V_{CC}$ *1 | | –0.5 | +5.5 | V |
| $A_9$, $\overline{OE}$, and $\overline{RESET}$ *2 | | –0.5 | +13.0 | V |

*1: Minimum DC voltage on input or I/O pins is –0.5 V. During voltage transitions, inputs may undershoot $V_{SS}$ to –2.0 V for periods of up to 20 ns. Maximum DC voltage on output and I/O pins is $V_{CC}$ +0.5 V. During voltage transitions, outputs may overshoot to $V_{CC}$ +2.0 V for periods of up to 20 ns.

*2: Minimum DC input voltage on $A_9$, $\overline{OE}$ and $\overline{RESET}$ pins is –0.5 V. During voltage transitions, A9, $\overline{OE}$ and $\overline{RESET}$ pins may undershoot $V_{SS}$ to –2.0 V for periods of up to 20 ns. Maximum DC input voltage on $A_9$, $\overline{OE}$ and $\overline{RESET}$ pins is +13.0 V which may overshoot to 14.0 V for periods of up to 20 ns. Voltage difference between input voltage and supply voltage ($V_{IN}$ – $V_{CC}$) do not exceed 9 V.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

## ■ RECOMMENDED OPERATING RANGES

| Parameter | Symbol | Conditions | Value | | Unit |
|---|---|---|---|---|---|
| | | | Min | Max | |
| Ambient Temperature | $T_A$ | — | –40 | +85 | °C |
| Supply Voltages | $V_{CC}$ | CSR2930800BA-90 | +2.7 | +3.6 | V |

Note: Operating ranges define those limits between which the functionality of the devices are guaranteed.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their our representatives beforehand.

## ■ MAXIMUM OVERSHOOT /MAXIMUM UNDERSHOOT




**Figure 1 Maximum Undershoot Waveform**




**Figure 2 Maximum Overshoot Waveform 1**




*: This waveform is applied for $A_9$, $\overline{OE}$, and $\overline{RESET}$.

**Figure 3 Maximum Overshoot Waveform 2**

## ■ DC CHARACTERISTICS

| Parameter | Symbol | Test Conditions | | Value Min | Value Max | Unit |
|---|---|---|---|---|---|---|
| Input Leakage Current | $I_{LI}$ | $V_{IN}$ = $V_{SS}$ to $V_{CC}$, $V_{CC}$ = $V_{CC}$ Max | | –1.0 | +1.0 | µA |
| Output Leakage Current | $I_{LO}$ | $V_{OUT}$ = $V_{SS}$ to $V_{CC}$, $V_{CC}$ = $V_{CC}$ Max | | –1.0 | +1.0 | µA |
| $A_9$, $\overline{OE}$, $\overline{RESET}$ Inputs Leakage Current | $I_{LIT}$ | $V_{CC}$ = $V_{CC}$ Max<br>$A_9$, $\overline{OE}$, $\overline{RESET}$ = 12.5 V | | — | 35 | µA |
| $V_{CC}$ Active Current *1 | $I_{CC1}$ | $\overline{CE}$ = $V_{IL}$, $\overline{OE}$ = $V_{IH}$, f=10 MHz | Byte | — | 22 | mA |
| | | | Word | | 25 | |
| | | $\overline{CE}$ = $V_{IL}$, $\overline{OE}$ = $V_{IH}$, f=5 MHz | Byte | — | 12 | mA |
| | | | Word | | 15 | |
| $V_{CC}$ Active Current *2 | $I_{CC2}$ | $\overline{CE}$ = $V_{IL}$, $\overline{OE}$ = $V_{IH}$ | | — | 35 | mA |
| $V_{CC}$ Current (Standby) | $I_{CC3}$ | $V_{CC}$ = $V_{CC}$ Max, $\overline{CE}$ = $V_{CC}$ ± 0.3 V, $\overline{RESET}$ = $V_{CC}$ ± 0.3 V | | — | 5 | µA |
| $V_{CC}$ Current (Standby, Reset) | $I_{CC4}$ | $V_{CC}$ = $V_{CC}$ Max, $\overline{RESET}$ = $V_{SS}$ ± 0.3 V | | — | 5 | µA |
| $V_{CC}$ Current (Automatic Sleep Mode) *3 | $I_{CC5}$ | $V_{CC}$ = $V_{CC}$ Max, $\overline{CE}$ = $V_{SS}$ ± 0.3 V, $\overline{RESET}$ = $V_{CC}$ ± 0.3 V<br>$V_{IN}$ = $V_{CC}$ ± 0.3 V or $V_{SS}$ ± 0.3 V | | — | 5 | µA |
| Input Low Level | $V_{IL}$ | — | | –0.5 | 0.6 | V |
| Input High Level | $V_{IH}$ | — | | 2.0 | $V_{CC}$+0.3 | V |
| Voltage for Autoselect and Sector Protection ($A_9$, $\overline{OE}$, $\overline{RESET}$) *4 | $V_{ID}$ | — | | 11.5 | 12.5 | V |
| Output Low Voltage Level | $V_{OL}$ | $I_{OL}$ = 4.0 mA, $V_{CC}$ = $V_{CC}$ Min | | — | 0.45 | V |
| Output High Voltage Level | $V_{OH1}$ | $I_{OH}$ = –2.0 mA, $V_{CC}$ = $V_{CC}$ Min | | 2.4 | — | V |
| | $V_{OH2}$ | $I_{OH}$ = –100 µA | | $V_{CC}$–0.4 | — | V |
| Low $V_{CC}$ Lock-Out Voltage | $V_{LKO}$ | — | | 2.3 | 2.5 | V |

*1: The $I_{CC}$ current listed includes both the DC operating current and the frequency dependent component (at 10 MHz).

*2: $I_{CC}$ active while Embedded Algorithm (program or erase) is in progress.

*3: Automatic sleep mode enables the low power mode when address remain stable for 150 ns.

*4: ($V_{ID}$ – $V_{CC}$) do not exceed 9 V.

## ■ AC CHARACTERISTICS

- **Read Only Operations Characteristics**

| Parameter | Symbol | | Test Setup | Value * | | Unit |
|---|---|---|---|---|---|---|
| | | | | -90 | | |
| | JEDEC | Standard | | Min | Max | |
| Read Cycle Time | $t_{AVAV}$ | $t_{RC}$ | — | 90 | — | ns |
| Address to Output Delay | $t_{AVQV}$ | $t_{ACC}$ | $\overline{CE} = V_{IL}$<br>$\overline{OE} = V_{IL}$ | — | 90 | ns |
| Chip Enable to Output Delay | $t_{ELQV}$ | $t_{CE}$ | $\overline{OE} = V_{IL}$ | — | 90 | ns |
| Output Enable to Output Delay | $t_{GLQV}$ | $t_{OE}$ | — | — | 35 | ns |
| Chip Enable to Output High-Z | $t_{EHQZ}$ | $t_{DF}$ | — | — | 30 | ns |
| Output Enable to Output High-Z | $t_{GHQZ}$ | $t_{DF}$ | — | — | 30 | ns |
| Output Hold Time From Addresses, $\overline{CE}$ or $\overline{OE}$, Whichever Occurs First | $t_{AXQX}$ | $t_{OH}$ | — | 0 | — | ns |
| $\overline{RESET}$ Pin Low to Read Mode | — | $t_{READY}$ | — | — | 20 | µs |
| $\overline{CE}$ to $\overline{BYTE}$ Switching Low or High | — | $t_{ELFL}$<br>$t_{ELFH}$ | — | — | 5 | ns |

**Note:** Test Conditions:
Output Load: 1 TTL gate and 100 pF (CSR2930800BA-90)
Input rise and fall times: 5 ns
Input pulse levels: 0.0 V or 3.0 V
Timing measurement reference level
Input: 1.5 V
Output:1.5 V




Notes : $C_L$ = 100 pF including jig capacitance (CSR2930800BA-90)

**Figure 4 Test Conditions**

- **Write/Erase/Program Operations**

| Parameter | | Symbol | | -90 | | | Unit |
|---|---|---|---|---|---|---|---|
| | | JEDEC | Standard | Min | Typ | Max | |
| Write Cycle Time | | $t_{AVAV}$ | $t_{WC}$ | 90 | — | — | ns |
| Address Setup Time | | $t_{AVWL}$ | $t_{AS}$ | 0 | — | — | ns |
| Address Hold Time | | $t_{WLAX}$ | $t_{AH}$ | 45 | — | — | ns |
| Data Setup Time | | $t_{DVWH}$ | $t_{DS}$ | 45 | — | — | ns |
| Data Hold Time | | $t_{WHDX}$ | $t_{DH}$ | 0 | — | — | ns |
| Output Enable Setup Time | | — | $t_{OES}$ | 0 | — | — | ns |
| Output Enable Hold Time | Read | — | $t_{OEH}$ | 0 | — | — | ns |
| | Toggle and $\overline{\text{Data}}$ Polling | | | 10 | — | — | ns |
| Read Recover Time Before Write | | $t_{GHWL}$ | $t_{GHWL}$ | 0 | — | — | ns |
| Read Recover Time Before Write | | $t_{GHEL}$ | $t_{GHEL}$ | 0 | — | — | ns |
| $\overline{\text{CE}}$ Setup Time | | $t_{ELWL}$ | $t_{CS}$ | 0 | — | — | ns |
| $\overline{\text{WE}}$ Setup Time | | $t_{WLEL}$ | $t_{WS}$ | 0 | — | — | ns |
| $\overline{\text{CE}}$ Hold Time | | $t_{WHEH}$ | $t_{CH}$ | 0 | — | — | ns |
| $\overline{\text{WE}}$ Hold Time | | $t_{EHWH}$ | $t_{WH}$ | 0 | — | — | ns |
| Write Pulse Width | | $t_{WLWH}$ | $t_{WP}$ | 45 | — | — | ns |
| $\overline{\text{CE}}$ Pulse Width | | $t_{ELEH}$ | $t_{CP}$ | 45 | — | — | ns |
| Write Pulse Width High | | $t_{WHWL}$ | $t_{WPH}$ | 25 | — | — | ns |
| $\overline{\text{CE}}$ Pulse Width High | | $t_{EHEL}$ | $t_{CPH}$ | 25 | — | — | ns |
| Byte Programming Operation | | $t_{WHWH1}$ | $t_{WHWH1}$ | — | 8 | — | µs |
| Sector Erase Operation *1 | | $t_{WHWH2}$ | $t_{WHWH2}$ | — | 1 | — | sec |
| $V_{CC}$ Setup Time | | — | $t_{VCS}$ | 50 | — | — | µs |
| Rise Time to $V_{ID}$ *2 | | — | $t_{VIDR}$ | 500 | — | — | ns |
| Voltage Transition Time *2 | | — | $t_{VLHT}$ | 4 | — | — | µs |
| Write Pulse Width *2 | | — | $t_{WPP}$ | 100 | — | — | µs |
| $\overline{\text{OE}}$ Setup Time to $\overline{\text{WE}}$ Active *2 | | — | $t_{OESP}$ | 4 | — | — | µs |
| $\overline{\text{CE}}$ Setup Time to $\overline{\text{WE}}$ Active *2 | | — | $t_{CSP}$ | 4 | — | — | µs |
| Recover Time From RY/$\overline{\text{BY}}$ | | — | $t_{RB}$ | 0 | — | — | ns |
| $\overline{\text{RESET}}$ Pulse Width | | — | $t_{RP}$ | 500 | — | — | ns |
| $\overline{\text{RESET}}$ Hold Time Before Read | | — | $t_{RH}$ | 200 | — | — | ns |
| $\overline{\text{BYTE}}$ Switching Low to Output High-Z | | — | $t_{FLQZ}$ | — | — | 35 | ns |
| $\overline{\text{BYTE}}$ Switching High to Output Active | | — | $t_{FHQV}$ | 35 | — | — | ns |
| Program/Erase Valid to RY/$\overline{\text{BY}}$ Delay | | — | $t_{BUSY}$ | — | — | 90 | ns |
| Delay Time from Embedded Output Enable | | — | $t_{EOE}$ | — | — | 35 | ns |

*1: This does not include the preprogramming time.

*2: This timing is for Sector Protection operation.

## ■ ERASE AND PROGRAMMING PERFORMANCE

| Parameter | Limit | | | Unit | Comments |
|---|---|---|---|---|---|
| | Min | Typ | Max | | |
| Sector Erase Time | — | 1 | 10 | s | Excludes programming time prior to erasure |
| Word Programming Time | — | 16 | 360 | µs | Excludes system-level overhead |
| Byte Programming Time | — | 8 | 300 | µs | |
| Chip Programming Time | — | 8.4 | 25 | s | Excludes system-level overhead |
| Program/Erase Cycle | 100,000 | — | — | cycle | — |

## ■ PIN CAPACITANCE

**• TSOP(I)**

| Parameter | Symbol | Test Setup | Typ | Max | Unit |
|---|---|---|---|---|---|
| Input Capacitance | $C_{IN}$ | $V_{IN}$ = 0 | 7.5 | 9.5 | pF |
| Output Capacitance | $C_{OUT}$ | $V_{OUT}$ = 0 | 8.0 | 10.0 | pF |
| Control Pin Capacitance | $C_{IN2}$ | $V_{IN}$ = 0 | 10.0 | 13.0 | pF |

Notes: • Test conditions $T_A$ = +25°C, f = 1.0 MHz
• $DQ_{15}/A_{-1}$ pin capacitance is stipula by output capacitance.

**• FBGA**

| Parameter | Symbol | Test Setup | Typ | Max | Unit |
|---|---|---|---|---|---|
| Input Capacitance | $C_{IN}$ | $V_{IN}$ = 0 | 7.5 | 9.5 | pF |
| Output Capacitance | $C_{OUT}$ | $V_{OUT}$ = 0 | 8.0 | 10.0 | pF |
| Control Pin Capacitance | $C_{IN2}$ | $V_{IN}$ = 0 | 10.0 | 13.0 | pF |

Notes: • Test conditions $T_A$ = +25°C, f = 1.0 MHz
• $DQ_{15}/A_{-1}$ pin capacitance is stipula by output capacitance.

**• SCSP**

| Parameter | Symbol | Test Setup | Typ | Max | Unit |
|---|---|---|---|---|---|
| Input Capacitance | $C_{IN}$ | $V_{IN}$ = 0 | 7.5 | 9.5 | pF |
| Output Capacitance | $C_{OUT}$ | $V_{OUT}$ = 0 | 8.0 | 10.0 | pF |
| Control Pin Capacitance | $C_{IN2}$ | $V_{IN}$ = 0 | 10.0 | 13.0 | pF |

Notes: • Test conditions $T_A$ = +25°C, f = 1.0 MHz
• $DQ_{15}/A_{-1}$ pin capacitance is stipula by output capacitance.

## ■ SWITCHING WAVEFORMS

- **Key to Switching Waveforms**




### 1. AC Waveforms for Read Operations



## 2. AC Waveforms for Hardware Reset/Read Operations




## 3. AC Waveforms for Alternate $\overline{WE}$ Controlled Program Operations




**Notes:**
- PA is address of the memory location to be programmed.
- PD is data to be programmed at byte address.
- $\overline{DQ_7}$ is the output of the complement of the data written to the device.
- $D_{OUT}$ is the output of the data written to the device.
- Figure indicates last two bus cycles out of four bus cycle sequence.
- These waveforms are for the ×16 mode. (The addresses differ from ×8 mode.)

### 4. AC Waveforms for Alternate $\overline{CE}$ Controlled Program Operations




**Notes:**
- PA is address of the memory location to be programmed.
- PD is data to be programmed at byte address.
- $\overline{DQ_7}$ is the output of the complement of the data written to the device.
- $D_{OUT}$ is the output of the data written to the device.
- Figure indicates last two bus cycles out of four bus cycle sequence.
- These waveforms are for the ×16 mode. (The addresses differ from ×8 mode.)

## 5. AC Waveforms Chip/Sector Erase Operations




*: SA is the sector address for Sector Erase. Addresses = 555h (Word), AAAh (Byte) for Chip Erase.

Note: These waveforms are for the ×16 mode. The addresses differ from ×8 mode.

## 6. AC Waveforms for $\overline{\text{Data}}$ Polling during Embedded Algorithm Operations




*: $DQ_7$ = Valid Data (The device has completed the Embedded operation).

## 7. AC Waveforms for Toggle Bit I during Embedded Algorithm Operations




*: $DQ_6$ stops toggling (The device has completed the Embedded operation).

## 8. RY/$\overline{BY}$ Timing Diagram during Program/Erase Operations




## 9. $\overline{RESET}$/RY/$\overline{BY}$ Timing Diagram




## 10. Timing Diagram for Word Mode Configuration



### 11. Timing Diagram for Byte Mode Configuration




### 12. BYTE Timing Diagram for Write Operations



## 13. AC Waveforms for Sector Protection Timing Diagram




SAX : Sector Address for initial sector
SAY : Sector Address for next sector
Note: $A_{-1}$ is $V_{IL}$ on byte mode.

## 14. Temporary Sector Unprotection Timing Diagram




## 15. DQ2 vs. DQ6




Note DQ2 is read from the erase-suspended sector.

## 16. Extended Sector Protection Timing Diagram




SPAX : Sector Address to be protected
SPAY : Next Sector Address to be protected
TIME-OUT : Time-Out window = 150 μs (Min)

## ■ FLOW CHART

### 1. Embedded Program™ Algorithm

**EMBEDDED ALGORITHMS**




**Program Command Sequence* (Address/Command):**




*: The sequence is applied for × 16 mode.
The addresses differ from × 8 mode.

## 2. Embedded Erase™ Algorithm

**EMBEDDED ALGORITHMS**




*: The sequence is applied for × 16 mode.
The addresses differ from × 8 mode.

### 3. $\overline{\text{Data}}$ Polling Algorithm




VA = Byte address for programming
= Any of the sector addresses within the sector being erased during sector erase or multiple sector erases operation
= Any of the sector addresses within the sector not being protected during chip erase

Note: $DQ_7$ is rechecked even if $DQ_5$ = "1" because $DQ_7$ may change simultaneously with $DQ_5$.

**4. Toggle Bit Algorithm**




Note: $DQ_6$ is rechecked even if $DQ_5$ = “1” because $DQ_6$ may stop toggling at the same time as $DQ_5$ changing to “1”.

## 5. Sector Protection Algorithm




*: $A_{-1}$ is $V_{IL}$ on byte mode.

### 6. Temporary Sector Unprotection Algorithm




**Notes:**
- All protected sectors are unprotected.
- All previously protected sectors are protected once again.

## 7. Extended Sector Protection Algorithm



## 8. Embedded Program™ Algorithm for Fast Mode

**FAST MODE ALGORITHM**




*: The sequence is applied for × 16 mode.
The addresses differ from × 8 mode.

## ■ ORDERING INFORMATION

### Standard Products

Standard products are available in several packages. The order number is formed by a combination of:



## ■ PACKAGE DIMENSIONS

48-pin plastic TSOP(1)
(FPT-48P-M19)

Note 1: *Resin protrusion. (Each side: 0.15(.006)Max)
Note 2: Pins width and pins thickness include plating thickness.






Dimensions in mm (inches)

48-pin plastic FBGA
(BGA-48P-M12)






Dimensions in mm (inches)

48-pin plastic SCSP
(WLP-48P-M03)






Dimensions in mm (inches)