Independent Clock HOTLink II™ Serializer and Reclocking Deserializer

Features

- Single channel video serializer plus single channel video reclocking deserializer
 - 195- to 1500-Mbps serial data signaling rate
 - Simultaneous operation at different signaling rates
- Second-generation HOTLink[®] technology
- Compliant to SMPTE 292M and SMPTE 259M video standards
- Supports reception of either 1.485 or 1.485/1.001 Gbps data rate with the same training clock
- Internal phase-locked loops (PLLs) with no external PLL components
- · Supports half-rate and full-rate clocking
- Selectable differential PECL-compatible serial inputs
 - Internal DC-restoration
- · Redundant differential PECL-compatible serial outputs
 - No external bias resistors required
 - Internal source termination
 - Signaling-rate controlled edge-rates
- Synchronous LVTTL parallel interface
- · JTAG boundary scan
- · Built-In Self-Test (BIST) for at-speed link testing
- Link Quality Indicator
 - Analog signal detect
 - Digital signal detect
- Low-power 1.8W @ 3.3V typical
- · Single 3.3V supply
- Thermally enhanced BGA
- 0.25 μ BiCMOS technology

Functional Description

The CYV15G0104TRB Independent Clock HOTLink II™ Serializer and Reclocking Deserializer is a point-to-point or point-to-multipoint communications building block enabling transfer of data over a variety of high-speed serial links

including SMPTE 292M and SMPTE 259M video applications. It supports signaling rates in the range of 195 to 1500 Mbps per serial link. The transmit and receive channels are independent and can operate simultaneously at different rates. The transmit channel accepts 10-bit parallel characters in an Input Register and converts them to serial data. The receive channel accepts serial data and converts it to 10-bit parallel characters and presents these characters to an Output Register. The received serial data can also be reclocked and retransmitted through the reclocker serial outputs. *Figure 1* illustrates typical connections between independent video coprocessors and corresponding CYV15G0104TRB chips.

The CYV15G0104TRB satisfies the SMPTE 259M and SMPTE 292M compliance as per SMPTE EG34-1999 Pathological Test Requirements.

As a second-generation HOTLink device, the CYV15G0104TRB extends the HOTLink family with enhanced levels of integration and faster data rates, while maintaining serial-link compatibility (data and BIST) with other HOTLink devices. The transmit (TX) channel of the CYV15G0104TRB HOTLink II device accepts scrambled 10-bit transmission characters. These characters are serialized and output from dual Positive ECL (PECL) compatible differential transmission-line drivers at a bit-rate of either 10- or 20-times the input reference clock for that channel.

The receive (RX) channel of the CYV15G0104TRB HOTLink II device accepts a serial bit-stream from one of two selectable PECL-compatible differential line receivers, and using a completely integrated Clock and Data Recovery PLL, recovers the timing information necessary for data reconstruction. The recovered bit-stream is reclocked and retransmitted through the reclocker serial outputs. Also, the recovered serial data is deserialized and presented to the destination host system.

The transmit and receive channels contain an independent BIST pattern generator and checker, respectively. This BIST hardware allows at-speed testing of the high-speed serial data paths in each transmit and receive section, and across the interconnecting links.





Figure 1. HOTLink II™ System Connections




The CYV15G0104TRB is ideal for SMPTE applications where different data rates and serial interface standards are necessary for each channel. Some applications include multi-


format routers, switchers, format converters, SDI monitors, cameras, and camera control units.













Pin Configuration (Top View)^[1]

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
Α	NC	NC	NC	NC	V _{CC}	NC	TOUT B1-	GND	GND	TOUT B2-	IN A1–	ROUT A1–	GND	IN A2-	ROUT A2-	V _{CC}	V _{CC}	NC	V _{CC}	NC
В	V _{CC}	NC	V _{CC}	NC	V _{CC}	V _{CC}	TOUT B1+	GND	NC	TOUT B2+	IN A1+	ROUT A1+	GND	IN A2+	ROUT A2+	V _{CC}	NC	NC	NC	NC
С	TDI	TMS	V _{CC}	V _{CC}	V _{CC}	NC	NC	GND	DATA [6]	DATA [4]	DATA [2]	DATA [0]	GND	NC	SPD SELB	V _{CC}	LDTD EN	TRST	GND	TDO
D	TCLK	RESET	V _{CC}	INSELA	V _{CC}	ULCA	NC	GND	DATA [5]	DATA [3]	DATA [1]	GND	GND	GND	NC	V _{CC}	NC	V _{CC}	SCAN EN2	TMEN3
Е	V _{CC}	V _{CC}	V _{CC}	V _{CC}								<u> </u>	<u> </u>				V _{CC}	V _{CC}	V _{CC}	V _{CC}
F	NC	NC	V _{CC}	NC													V _{CC}	NC	NC	NC
G	GND	WREN	GND	GND													NC	NC	SPD SELA	NC
Н	GND	GND	GND	GND													GND	GND	GND	GND
J	GND	GND	GND	GND													NC	NC	NC	NC
K	NC	NC	GND	GND													NC	NC	NC	NC
L	NC	NC	NC	GND													NC	NC	NC	GND
M	NC	NC	NC .	GND													NC	NC	INC	GND
IVI	NC	NC	NC	NC													NC	NC	NC	GND
N	GND	GND	GND	GND													GND	GND	GND	GND
Р	NC	NC	NC	NC													GND	GND	GND	GND
R	NC	NC	NC	NC													V _{CC}	V _{CC}	V _{CC}	V _{CC}
Т	V _{CC}	V _{CC}	V _{CC}	V _{CC}													V _{CC}	V _{CC}	V _{CC}	V _{CC}
U	TX DB[0]	TX DB[1]	TX DB[2]	TX DB[9]	V _{CC}	NC	NC	GND	GND	ADDR [0]	REF CLKB-	GND	GND	GND	V _{CC}	V _{CC}	RX DA[4]	V _{CC}	BIST STA	RX DA[0]
V	TX DB[3]	TX DB[4]	TX DB[8]	NC	V _{CC}	NC	NC	GND	NC	GND	REF CLKB+	RE CLKOA	GND	GND	V _{CC}	V _{CC}	RX DA[9]	RX DA[5]	RX DA[2]	RX DA[1]
W	TX	TX	NC	NC	V _{CC}	NC	NC	GND	ADDR	ADDR	RX	REPDO	GND	GND	V _{CC}	V _{CC}	LFIA	TRG	RX	RX
Υ	DB[5]	DB[7]	NO	NO		NO	NO	CND	[2]	[1]	CLKA+	A	CND	CND			TV	CLKA+	DA[6]	DA[3]
	TX DB[6]	TX CLKB	NC	NC	V _{CC}	NC	NC	GND	TX CLKOB	NC	GND	RX CLKA-	GND	GND	V _{CC}	V _{CC}	TX ERRB	CLKA-	DA[8]	DA[7]

^{1.} NC = Do not connect.



Pin Configuration (Bottom View) $^{[1]}$

	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
Α	NC	V _{CC}	NC	V _{CC}	V _{CC}	ROUT A2-	IN A2-	GND	ROUT A1–	IN A1–	TOUT B2-	GND	GND	TOUT B1-	NC	V _{CC}	NC	NC	NC	NC
В	NC	NC	NC	NC	V _{CC}	ROUT A2+	IN A2+	GND	ROUT A1+	IN A1+	TOUT B2+	NC	GND	TOUT B1+	V _{CC}	V _{CC}	NC	V _{CC}	NC	V _{CC}
С	TDO	GND	TRST	LDTD EN	V _{CC}	SPD SELB	NC	GND	DATA [0]	DATA [2]	DATA [4]	DATA [6]	GND	NC	NC	V _{CC}	V _{CC}	V _{CC}	TMS	TDI
D	TMEN3	SCAN EN2	V _{CC}	NC	V _{CC}	NC	GND	GND	GND	DATA [1]	DATA [3]	DATA [5]	GND	NC	ULCA	V _{CC}	INSELA	V _{CC}	RESET	TCLK
E	V _{CC}	V _{CC}	V _{CC}	V _{CC}													V _{CC}	V _{CC}	V _{CC}	V _{CC}
F	NC	NC	NC	V _{CC}													NC	V _{CC}	NC	NC
G	NC	SPD SELA	NC	NC													GND	GND	WREN	GND
Н	GND	GND	GND	GND													GND	GND	GND	GND
J	NC	NC	NC	NC													GND	GND	GND	GND
K	NC	NC	NC	NC													GND	GND	NC	NC
L	GND	NC	NC	NC													GND	NC	NC	NC
М	GND	NC	NC	NC													NC	NC	NC	NC
N	GND	GND	GND	GND													GND	GND	GND	GND
Р	GND	GND	GND	GND													NC	NC	NC	NC
R	V _{CC}	V _{CC}	V _{CC}	V _{CC}													NC	NC	NC	NC
Т	V _{CC}	V _{CC}	V _{CC}	V _{CC}													V _{CC}	V _{CC}	V _{CC}	V _{CC}
U	RX DA[0]	BIST STA	V _{CC}	RX DA[4]	V _{CC}	V _{CC}	GND	GND	GND	REF CLKB-	ADDR [0]	GND	GND	NC	NC	V _{CC}	TX DB[9]	TX DB[2]	TX DB[1]	TX DB[0]
V	RX DA[1]	RX DA[2]	RX DA[5]	RX DA[9]	V _{CC}	V _{CC}	GND	GND	RE CLKOA	REF CLKB+	GND	NC	GND	NC	NC	V _{CC}	NC	TX DB[8]	TX DB[4]	TX DB[3]
W	RX DA[3]	RX DA[6]	TRG CLKA+	LFIA	V _{CC}	V _{CC}	GND	GND	REPDO A	RX CLKA+	ADDR	ADDR [2]	GND	NC	NC	V _{CC}	NC	NC	TX DB[7]	TX DB[5]
Y	RX DA[7]	RX DA[8]	TRG CLKA-	TX ERRB	V _{CC}	V _{CC}	GND	GND	RX CLKA-	GND	NC	TX CLKOB	GND	NC	NC	V _{CC}	NC	NC	TX CLKB	TX DB[6]



Pin Definitions CYV15G0104TRB HOTLink II Serializer and Reclocking Deserializer

Name	I/O Characteristics	Signal Description
Transmit Path	Data and Status Signal	s
TXDB[9:0]	LVTTL Input, synchronous, sampled by TXCLKB↑ or REFCLKB↑ ^[2]	Transmit Data Inputs . TXDB[9:0] data inputs are captured on the rising edge of the transmit interface clock. The transmit interface clock is selected by the TXCKSELB latch via the device configuration interface.
TXERRB	LVTTL Output, synchronous to REFCLKB↑ [3], asynchronous to transmit channel enable / disable, asynchronous to loss or return of REFCLKB±	Transmit Path Error. TXERRB is asserted HIGH to indicate detection of a transmit Phase-Align Buffer underflow or overflow. If an underflow or overflow condition is detected, TXERRB, is asserted HIGH and remains asserted until the transmit Phase-Align Buffer is re-centered with the PABRSTB latch via the device configuration interface. When TXBISTB = 0, the BIST progress is presented on the TXERRB output. The TXERRB signal pulses HIGH for one transmit-character clock period to indicate a pass through the BIST sequence once every 511 character times. TXERRB is also asserted HIGH, when any of the following conditions is true: • The TXPLL is powered down. This occurs when TOE2B and TOE1B are both disabled by setting TOE2B = 0 and TOE1B = 0.
		The absence of the REFCLKB± signal.
Transmit Path	Clock Signals	
REFCLKB±	Differential LVPECL or single-ended LVTTL input clock	Reference Clock. REFCLKB± clock inputs are used as the timing reference for the transmit PLL. This input clock may also be selected to clock the transmit parallel interface. When driven by a single-ended LVCMOS or LVTTL clock source, connect the clock source to either the true or complement REFCLKB input, and leave the alternate REFCLKB input open (floating). When driven by an LVPECL clock source, the clock must be a differential clock, using both inputs.
TXCLKB	LVTTL Clock Input, internal pull-down	Transmit Path Input Clock. When configuration latch TXCKSELB = 0, the associated TXCLKB input is selected as the character-rate input clock for the TXDB[9:0] input. In this mode, the TXCLKB input must be frequency-coherent to its TXCLKOB output clock, but may be offset in phase by any amount. Once initialized, TXCLKB is allowed to drift in phase by as much as ±180 degrees. If the input phase of TXCLKB drifts beyond the handling capacity of the Phase Align Buffer, TXERRB is asserted to indicate the loss of data, and remains asserted until the Phase Align Buffer is initialized. The phase of TXCLKB relative to REFCLKB± is initialized when the configuration latch PABRSTB is written as 0. When TXERRB is deasserted, the Phase Align Buffer is initialized and input characters are correctly captured.
TXCLKOB	LVTTL Output	Transmit Clock Output . TXCLKOB output clock is synthesized by the transmit PLL and operates synchronous to the internal transmit character clock. TXCLKOB operates at either the same frequency as REFCLKB± (TXRATEB = 0), or at twice the frequency of REFCLKB± (TXRATEB = 1). The transmit clock outputs have no fixed phase relationship to REFCLKB±.
Receive Path D	ata and Status Signals	S
RXDA[9:0]	LVTTL Output, synchronous to the RXCLKA ± output	Parallel Data Output. RXDA[9:0] parallel data outputs change relative to the receive interface clock. If RXCLKA± is a full-rate clock, the RXCLKA± clock outputs are complementary clocks operating at the character rate. The RXDA[9:0] outputs for the associated receive channels follow rising edge of RXCLKA+ or falling edge of RXCLKA−. If RXCLKA± is a half-rate clock, the RXCLKA± clock outputs are complementary clocks operating at half the character rate. The RXDA[9:0] outputs for the associated receive channels follow both the falling and rising edges of the associated RXCLKA± clock outputs.
		When BIST is enabled on the receive channel, the BIST status is presented on the RXDA[1:0] and BISTSTA outputs. See <i>Table 6</i> for each status reported by the BIST state machine. Also, while BIST is enabled, the RXDA[9:2] outputs should be ignored.

When REFCLKB± is configured for half-rate operation, these inputs are sampled relative to both the rising and falling edges of the associated REFCLKB±.
 When REFCLKB± is configured for half-rate operation, this output is presented relative to both the rising and falling edges of the associated REFCLKB±.



Pin Definitions (continued) CYV15G0104TRB HOTLink II Serializer and Reclocking Deserializer

Name	I/O Characteristics	Signal Description
BISTSTA	LVTTL Output, synchronous to the RXCLKA ± output	BIST Status Output. When RXBISTA[1:0] = 10, BISTSTA (along with RXDA[1:0]) displays the status of the BIST reception. See <i>Table 6</i> for the BIST status reported for each combination of BISTSTA and RXDA[1:0].
		When RXBISTA[1:0] ≠ 10, BISTSTA should be ignored.
REPDOA	Asynchronous to reclocker output channel enable / disable	Reclocker Powered Down Status Output. REPDOA is asserted HIGH, when the reclocker output logic is powered down. This occurs when ROE2A and ROE1A are both disabled by setting ROE2A = 0 and ROE1A = 0.
Receive Path	Clock Signals	
TRGCLKA±	Differential LVPECL or single-ended LVTTL input clock	CDR PLL Training Clock . TRGCLKA± clock inputs are used as the reference source for the frequency detector (Range Controller) of the receive PLL to reduce PLL acquisition time.
		In the presence of valid serial data, the recovered clock output of the receive CDR PLL (RXCLKA±) has no frequency or phase relationship with TRGCLKA±.
		When driven by a single-ended LVCMOS or LVTTL clock source, connect the clock source to either the true or complement TRGCLKA input, and leave the alternate TRGCLKA input open (floating). When driven by an LVPECL clock source, the clock must be a differential clock, using both inputs.
RXCLKA±	LVTTL Output Clock	Receive Clock Output . RXCLKA± is the receive interface clock used to control timing of the RXDA[9:0] parallel outputs. These true and complement clocks are used to control timing of data output transfers. These clocks are output continuously at either the half-character rate (1/20 th the serial bit-rate) or character rate (1/10 th the serial bit-rate) of the data being received, as selected by RXRATEA.
RECLKOA	LVTTL Output	Reclocker Clock Output. RECLKOA output clock is synthesized by the reclocker output PLL and operates synchronous to the internal recovered character clock. RECLKOA operates at either the same frequency as RXCLKA± (RXRATEA = 0), or at twice the frequency of RXCLKA± (RXRATEA = 1). The reclocker clock outputs have no fixed phase relationship to RXCLKA±.
Device Contr	ol Signals	
RESET	LVTTL Input, asynchronous, internal pull-up	Asynchronous Device Reset. RESET initializes all state machines, counters, and configuration latches in the device to a known state. RESET must be asserted LOW for a minimum pulse width. When the reset is removed, all state machines, counters and configuration latches are at an initial state. See <i>Table 4</i> for the initialize values of the device configuration latches.
LDTDEN	LVTTL Input, internal pull-up	Level Detect Transition Density Enable. When LDTDEN is HIGH, the Signal Level Detector, Range Controller, and Transition Density Detector are all enabled to determine if the RXPLL tracks TRGCLKA± or the selected input serial data stream. If the Signal Level Detector, Range Controller, or Transition Density Detector are out of their respective limits while LDTDEN is HIGH, the RXPLL locks to TRGCLKA± until such a time they become valid. SDASEL[21]A[1:0] is used to configure the trip level of the Signal Level Detector. The Transition Density Detector limit is one transition in every 60 consecutive bits. When LDTDEN is LOW, only the Range Controller is used to determine if the RXPLL tracks TRGCLKA± or the selected input serial data stream. It is recommended to set LDTDEN = HIGH.
ULCA	LVTTL Input, internal pull-up	Use Local Clock. When ULCA is LOW, the RXPLL is forced to lock to TRGCLKA± instead of the received serial data stream. While ULCA is LOW, the link fault indicator LFIA is LOW indicating a link fault.
		When ULCA is HIGH, the RXPLL performs Clock and Data Recovery functions on the input data streams. This function is used in applications in which a stable RXCLKA± is needed. In cases when there is an absence of valid data transitions for a long period of time, or the high-gain differential serial inputs (INA±) are left floating, there may be brief frequency excursions of the RXCLKA± outputs from TRGCLKA±.



Pin Definitions (continued)

CYV15G0104TRB HOTLink II Serializer and Reclocking Deserializer

Name	I/O Characteristics	Signal Description
SPDSELA SPDSELB	3-Level Select ^[4] static control input	Serial Rate Select . The SPDSELA and SPDSELB inputs specify the operating signaling-rate range of the receive and transmit PLL, respectively.
		LOW = 195 – 400 MBd
		MID = 400 - 800 MBd
		HIGH = 800 – 1500 MBd.
INSELA	LVTTL Input, asynchronous	Receive Input Selector . The INSELA input determines which external serial bit stream is passed to the receiver's Clock and Data Recovery circuit. When INSELA is HIGH, the Primary Differential Serial Data Input, INA1±, is selected for the receive channel. When INSELA is LOW, the Secondary Differential Serial Data Input, INA2±, is selected for the receive channel.
LFIA	LVTTL Output, asynchronous	Link Fault Indication Output. LFIA is an output status indicator signal. LFIA is the logical OR of six internal conditions. LFIA is asserted LOW when any of the following conditions is true:
		Received serial data rate outside expected range
		Analog amplitude below expected levels
		Transition density lower than expected
		Receive channel disabled ULCA is LOW
		Absence of TRGCLKA±.
Device Configu	l ration and Control Bus	
WREN	LVTTL input,	Control Write Enable. The WREN input writes the values of the DATA[6:0] bus into
	asynchronous, internal pull-up	the latch specified by the address location on the ADDR[2:0] bus. ^[5]
ADDR[2:0]	LVTTL input asynchronous, internal pull-up	Control Addressing Bus . The ADDR[2:0] bus is the input address bus used to configure the device. The WREN input writes the values of the DATA[6:0] bus into the latch specified by the address location on the ADDR[2:0] bus. ^[5] <i>Table 4</i> lists the configuration latches within the device, and the initialization value of the latches upon the assertion of RESET. <i>Table 5</i> shows how the latches are mapped in the device.
DATA[6:0]	LVTTL input asynchronous, internal pull-up	Control Data Bus. The DATA[6:0] bus is the input data bus used to configure the device. The WREN input writes the values of the DATA[6:0] bus into the latch specified by address location on the ADDR[2:0] bus. [5] Table 4 lists the configuration latches within the device, and the initialization value of the latches upon the assertion of RESET. Table 5 shows how the latches are mapped in the device.
Internal Device	Configuration Latches	3
RXRATEA	Internal Latch ^[6]	Receive Clock Rate Select.
SDASEL[21]A[1 :0]	Internal Latch ^[6]	Signal Detect Amplitude Select.
TXCKSELB	Internal Latch ^[6]	Transmit Clock Select.
TXRATEB	Internal Latch ^[6]	Transmit PLL Clock Rate Select.
TRGRATEA	Internal Latch ^[6]	Reclocker Output PLL Clock Rate Select.
RXPLLPDA	Internal Latch ^[6]	Receive Channel Power Control.
RXBISTA[1:0]	Internal Latch ^[6]	Receive Bist Disabled.
TXBISTB	Internal Latch ^[6]	Transmit Bist Disabled.
TOE2B	Internal Latch ^[6]	Transmitter Differential Serial Output Driver 2 Enable.
TOE1B	Internal Latch ^[6]	Transmitter Differential Serial Output Driver 1 Enable.
Notes:	•	

³⁻Level Select inputs are used for static configuration. These are ternary inputs that make use of logic levels of LOW, MID, and HIGH. The LOW level is usually implemented by direct connection to V_{SS} (ground). The HIGH level is usually implemented by direct connection to V_{CC} (power). The MID level is usually implemented by not connecting the input (left floating), which allows it to self bias to the proper level. See *Device Configuration and Control Interface* for detailed information on the operation of the Configuration Interface. See *Device Configuration and Control Interface* for detailed information on the internal latches.



Pin Definitions (continued)

CYV15G0104TRB HOTLink II Serializer and Reclocking Deserializer

Name	I/O Characteristics	Signal Description
ROE2A	Internal Latch ^[6]	Reclocker Differential Serial Output Driver 2 Enable.
ROE1A	Internal Latch ^[6]	Reclocker Differential Serial Output Driver 1 Enable.
PABRSTB	Internal Latch ^[6]	Transmit Clock Phase Alignment Buffer Reset.
Factory Test M	lodes	
SCANEN2	LVTTL input, internal pull-down	Factory Test 2. SCANEN2 input is for factory testing only. This input may be left as a NO CONNECT, or GND only.
TMEN3	LVTTL input, internal pull-down	Factory Test 3 . TMEN3 input is for factory testing only. This input may be left as a NO CONNECT, or GND only.
Analog I/O		
TOUTB1±	CML Differential Output	Transmitter Primary Differential Serial Data Output . The transmitter TOUTB1± PECL-compatible CML outputs (+3.3V referenced) are capable of driving terminated transmission lines or standard fiber-optic transmitter modules, and must be AC-coupled for PECL-compatible connections.
TOUTB2±	CML Differential Output	Transmitter Secondary Differential Serial Data Output. The transmitter TOUTB2± PECL-compatible CML outputs (+3.3V referenced) are capable of driving terminated transmission lines or standard fiber-optic transmitter modules, and must be AC-coupled for PECL-compatible connections.
ROUTA1±	CML Differential Output	Reclocker Primary Differential Serial Data Output . The reclocker ROUTA1± PECL-compatible CML outputs (+3.3V referenced) are capable of driving terminated transmission lines or standard fiber-optic transmitter modules, and must be AC-coupled for PECL-compatible connections.
ROUTA2±	CML Differential Output	Reclocker Secondary Differential Serial Data Output . The reclocker ROUTA2± PECL-compatible CML outputs (+3.3V referenced) are capable of driving terminated transmission lines or standard fiber-optic transmitter modules, and must be AC-coupled for PECL-compatible connections.
INA1±	Differential Input	Primary Differential Serial Data Input . The INA1± input accepts the serial data stream for deserialization. The INA1± serial stream is passed to the receive CDR circuit to extract the data content when INSELA = HIGH.
INA2±	Differential Input	Secondary Differential Serial Data Input . The INA2± input accepts the serial data stream for deserialization. The INA2± serial stream is passed to the receiver CDR circuit to extract the data content when INSELA = LOW.
JTAG Interface)	
TMS	LVTTL Input, internal pull-up	Test Mode Select . Used to control access to the JTAG Test Modes. If maintained high for ≥5 TCLK cycles, the JTAG test controller is reset.
TCLK	LVTTL Input, internal pull-down	JTAG Test Clock.
TDO	3-State LVTTL Output	Test Data Out . JTAG data output buffer. High-Z while JTAG test mode is not selected.
TDI	LVTTL Input, internal pull-up	Test Data In. JTAG data input port.
TRST	LVTTL Input, internal pull-up	JTAG reset signal. When asserted (LOW), this input asynchronously resets the JTAG test access port controller.
Power	•	
V _{CC}		+3.3V Power.
GND		Signal and Power Ground for all internal circuits.

CYV15G0104TRB HOTLink II Operation

The CYV15G0104TRB is a highly configurable, independent clocking device designed to support reliable transfer of large

quantities of digital video data, using high-speed serial links from multiple sources to multiple destinations.



CYV15G0104TRB Transmit Data Path

Input Register

The parallel input bus TXDB[9:0] can be clocked in using TXCLKB (TXCKSELB = 0) or REFCLKB (TXCKSELB = 1).

Phase-Align Buffer

Data from the Input Register is passed to the Phase-Align Buffer, when the TXDB[9:0] input register is clocked using TXCLKBA (TXCKSELB = 0) or when REFCLKB is a half-rate clock (TXCKSELB = 1 and TXRATEB = 1). When the TXDB[9:0] input register is clocked using REFCLKB± (TXCKSELA = 1) and REFCLKB± is a full-rate clock (TXRATEB = 0), the associated Phase Alignment Buffer in the transmit path is bypassed. These buffers are used to absorb clock phase differences between the TXCLKB input clock and the internal character clock for that channel.

Once initialized, TXCLKB is allowed to drift in phase as much as ±180 degrees. If the input phase of TXCLKB drifts beyond the handling capacity of the Phase Align Buffer, TXERRB is asserted to indicate the loss of data, and remains asserted until the Phase Align Buffer is initialized. The phase of TXCLKB relative to its internal character rate clock is initialized when the configuration latch PABRSTB is written as 0. When the associated TXERRB is deasserted, the Phase Align Buffer is initialized and input characters are correctly captured.

If the phase offset, between the initialized location of the input clock and REFCLKB, exceeds the skew handling capabilities of the Phase-Align Buffer, an error is reported on that channel's TXERRB output. This output indicates an error continuously until the Phase-Align Buffer for that channel is reset. While the error remains active, the transmitter for that channel outputs a continuous "1001111000" character to indicate to the remote receiver that an error condition is present in the link.

Transmit BIST

The transmit channel contains an internal pattern generator that can be used to validate both the link and device operation. This generator is enabled by the TXBISTB latch via the device configuration interface. When enabled, a register in the transmit channel becomes a signature pattern generator by logically converting to a Linear Feedback Shift Register (LFSR). This LFSR generates a 511-character sequence. This provides a predictable yet pseudo-random sequence that can be matched to an identical LFSR in the attached Receiver(s).

A device reset (RESET sampled LOW) presets the BIST Enable Latches to disable BIST on all channels.

All data present at the TXDB[9:0] inputs are ignored when BIST is active on that channel.

Transmit PLL Clock Multiplier

The Transmit PLL Clock Multiplier accepts a character-rate or half-character-rate external clock at the REFCLKB± input, and that clock is multiplied by 10 or 20 (as selected by TXRATEB) to generate a bit-rate clock for use by the transmit shifter. It also provides a character-rate clock used by the transmit paths, and outputs this character rate clock as TXCLKOB.

The clock multiplier PLL can accept a REFCLKB± input between 19.5 MHz and 150 MHz, however, this clock range is

limited by the operating mode of the CYV15G0104TRB clock multiplier (TXRATEB) and by the level on the SPDSELB input.

SPDSELB is a 3-level select^[4] input that selects one of three operating ranges for the serial data outputs of the transmit channel. The operating serial signaling-rate and allowable range of REFCLKB± frequencies are listed in *Table 1*.

Table 1. Operating Speed Settings

SPDSELB	TXRATEB	REFCLKB± Frequency (MHz)	Signaling Rate (Mbps)
LOW	1	reserved	195 – 400
	0	19.5 – 40	
MID (Open)	1	20 – 40	400 – 800
	0	40 – 80	
HIGH	1	40 – 75	800 – 1500
	0	80 – 150	

The REFCLKB± inputs are differential inputs with each input internally biased to 1.4V. If the REFCLKB+ input is connected to a TTL, LVTTL, or LVCMOS clock source, the input signal is recognized when it passes through the internally biased reference point. When driven by a single-ended TTL, LVTTL, or LVCMOS clock source, connect the clock source to either the true or complement REFCLKB input, and leave the alternate REFCLKB input open (floating).

When both the REFCLKB+ and REFCLKB- inputs are connected, the clock source must be a differential clock. This can either be a differential LVPECL clock that is DC-or AC-coupled or a differential LVTTL or LVCMOS clock.

By connecting the REFCLKB– input to an external voltage source, it is possible to adjust the reference point of the REFCLKB+ input for alternate logic levels. When doing so, it is necessary to ensure that the input differential crossing point remains within the parametric range supported by the input.

Transmit Serial Output Drivers

The serial output interface drivers use differential Current Mode Logic (CML) drivers to provide source-matched drivers for 50Ω transmission lines. These drivers accept data from the transmit shifter. These drivers have signal swings equivalent to that of standard PECL drivers, and are capable of driving AC-coupled optical modules or transmission lines.

Transmit Channels Enabled

Each driver can be enabled or disabled separately via the device configuration interface.

When a driver is disabled via the configuration interface, it is internally powered down to reduce device power. If both transmit serial drivers are in this disabled state, the transmitter internal logic for that channel is also powered down. A device reset (RESET sampled LOW) disables all output drivers.

Note. When the disabled transmit channel (i.e., both outputs disabled) is re-enabled:

- the data on the transmit serial outputs may not meet all timing specifications for up to 250 μs
- the state of the phase-align buffer cannot be guaranteed, and a phase-align reset is required if the phase-align buffer is used



CYV15G0104TRB Receive Data Path

Serial Line Receivers

Two differential Line Receivers, INA1± and INA2±, are available on the receive channel for accepting serial data streams. The active Serial Line Receiver is selected using the INSELA input. The Serial Line Receiver inputs are differential, and can accommodate wire interconnect and filtering losses or transmission line attenuation greater than 16 dB. For normal operation, these inputs should receive a signal of at least VI_{DIFF} > 100 mV, or 200 mV peak-to-peak differential. Each Line Receiver can be DC- or AC-coupled to +3.3V powered fiber-optic interface modules (any ECL/PECL family, not limited to 100K PECL) or AC-coupled to +5V powered optical modules. The common-mode tolerance of these line receivers accommodates a wide range of signal termination voltages. Each receiver provides internal DC-restoration, to the center of the receiver's common mode range, for ACcoupled signals.

Signal Detect/Link Fault

Each selected Line Receiver (i.e., that routed to the clock and data recovery PLL) is simultaneously monitored for

- analog amplitude above amplitude level selected by SDASELA
- transition density above the specified limit
- range controls report the received data stream inside normal frequency range (±1500 ppm^[24])
- · receive channel enabled
- · Presence of reference clock
- · ULCA is not asserted.

All of these conditions must be valid for the Signal Detect block to indicate a valid signal is present. This status is presented on the LFIA (Link Fault Indicator) output associated with each receive channel, which changes synchronous to the receive interface clock.

Analog Amplitude

While most signal monitors are based on fixed constants, the analog amplitude level detection is adjustable to allow operation with highly attenuated signals, or in high-noise environments. The analog amplitude level detection is set by the SDASELA latch via device configuration interface. The SDASELA latch sets the trip point for the detection of a valid signal at one of three levels, as listed in *Table 2*. This control input affects the analog monitors for all receive channels. The Analog Signal Detect monitors are active for the Line Receiver as selected by the INSELA input.

Table 2. Analog Amplitude Detect Valid Signal Levels^[7]

SDASE- LA	Typical Signal with Peak Amplitudes Above
00	Analog Signal Detector is disabled
01	140 mV p-p differential
10	280 mV p-p differential
11	420 mV p-p differential

Transition Density

The Transition Detection logic checks for the absence of transitions spanning greater than six transmission characters (60 bits). If no transitions are present in the data received, the Detection logic for that channel asserts LFIA.

Range Controls

The CDR circuit includes logic to monitor the frequency of the PLL Voltage Controlled Oscillator (VCO) used to sample the incoming data stream. This logic ensures that the VCO operates at, or near the rate of the incoming data stream for two primary cases:

- when the incoming data stream resumes after a time in which it has been "missing."
- when the incoming data stream is outside the acceptable signaling rate range.

To perform this function, the frequency of the RXPLL VCO is periodically compared to the frequency of the TRGCLKA± input. If the VCO is running at a frequency beyond ±1500ppm^[24] as defined by the TRGCLKA± frequency, it is periodically forced to the correct frequency (as defined by TRGCLKA±, SPDSELA, and TRGRATEA) and then released in an attempt to lock to the input data stream.

The sampling and relock period of the Range Control is calculated as follows: RANGE_CONTROL_ SAMPLING_PERIOD = (RECOVERED BYTE CLOCK PERIOD) * (4096).

During the time that the Range Control forces the RXPLL VCO to track TRGCLKA±, the LFIA output is asserted LOW. After a valid serial data stream is applied, it may take up to one RANGE CONTROL SAMPLING PERIOD before the PLL locks to the input data stream, after which LFIA should be HIGH.

The operating serial signaling-rate and allowable range of TRGCLKA± frequencies are listed in *Table 3*.

Table 3. Operating Speed Settings

SPDSELA	TRGRATEA	TRGCLKA± Frequency (MHz)	Signaling Rate (Mbps)
LOW	1	reserved	195 – 400
	0	19.5 – 40	
MID (Open)	1	20 – 40	400 – 800
	0	40 – 80	
HIGH	1	40 – 75	800 – 1500
	0	80 – 150	

Receive Channel Enabled

The receive channel can be enabled or disabled through the RXPLLPDA input latch as controlled by the device configuration interface. When RXPLLPDA = 0, the CDR PLL and analog circuitry of the channel are disabled. Any disabled channel indicates a constant link fault condition on the LFIA output. When RXPLLPDA = 1, the CDR PLL and receive channel are enabled to receive a serial stream.

Note:

^{7.} The peak amplitudes listed in this table are for typical waveforms that have generally 3 – 4 transitions for every ten bits. In a worse case environment the signals may have a sine-wave appearance (highest transition density with repeating 0101...). Signal peak amplitudes levels within this environment type could increase the values in the table above by approximately 100 mV.



Note. When <u>the disabled</u> receive channel is reenabled, the status of the LFIA output and data on the parallel outputs for the associated channel may be indeterminate for up to 2 ms.

Clock/Data Recovery

The extraction of a bit-rate clock and recovery of bits from the received serial stream is performed by a separate CDR block within the receive channel. The clock extraction function is performed by an integrated PLL that tracks the frequency of the transitions in the incoming bit stream and aligns the phase of the internal bit-rate clock to the transitions in the selected serial data stream.

Each CDR accepts a character-rate (bit-rate ÷ 10) or half-character-rate (bit-rate ÷ 20) training clock from the TRGCLKA± input. This TRGCLKA± input is used to

- ensure that the VCO (within the CDR) is operating at the correct frequency (rather than a harmonic of the bit-rate)
- · reduce PLL acquisition time
- limit unlocked frequency excursions of the CDR VCO when there is no input data present at the selected Serial Line Receiver.

Regardless of the type of signal present, the CDR attempts to recover a data stream from it. If the signaling rate of the recovered data stream is outside the limits set by the range control monitors, the CDR tracks TRGCLKA± instead of the data stream. Once the CDR output (RXCLKA±) frequency returns back close to the TRGCLKA± frequency, the CDR input is switched back to the input data stream. If no data is present at the selected line receiver, this switching behavior may result in brief RXCLKA± frequency excursions from TRGCLKA±. However, the validity of the input data stream is indicated by the LFIA output. The frequency of TRGCLKA± is required to be within ±1500ppm^[24] of the frequency of the clock that drives the REFCLKB± input of the remote transmitter to ensure a lock to the incoming data stream. This large ppm tolerance allows the CDR PLL to reliably receive a 1.485 or 1.485/1.001 Gbps SMPTE HD-SDI data stream with a constant TRGCLK frequency.

<u>For</u> systems using multiple or redundant connections, the <u>LFIA</u> output <u>can</u> be used to select an alternate data stream. When an <u>LFIA</u> indication is detected, external logic can toggle selection of the INA1± and INA2± input through the INSELA input. When a port switch takes place, it is necessary for the receive PLL for that channel to reacquire the new serial stream.

Reclocker

The receive channel performs a reclocker function on the incoming serial data. To do this, the Clock and Data Recovery PLL first recovers the clock from the data. The data is retimed by the recovered clock and then passed to an output register. Also, the recovered character clock from the receive PLL is passed to the reclocker output PLL which generates the bit clock that is used to clock the retimed data into the output register. This data stream is then transmitted through the differential serial outputs.

Reclocker Serial Output Drivers

The serial output interface drivers use differential Current Mode Logic (CML) drivers to provide source-matched drivers for 50Ω transmission lines. These drivers accept data from the reclocker output register in the reclocker channel. These drivers have signal swings equivalent to that of standard PECL

drivers, and are capable of driving AC-coupled optical modules or transmission lines.

Reclocker Output Channels Enabled

Each driver can be enabled or disabled separately via the device configuration interface.

When a driver is disabled via the configuration interface, it is internally powered down to reduce device power. If both reclocker serial drivers are in this disabled state, the internal reclocker logic is also powered down. The deserialization logic and parallel outputs will remain enabled. A device reset (RESET sampled LOW) disables all output drivers.

Note. When the disabled reclocker function (i.e., both outputs disabled) is re-enabled, the data on the reclocker serial outputs may not meet all timing specifications for up to 250 µs.

Output Bus

The receive channel presents a 10-bit data signal (and a BIST status signal when RXBISTA[1:0] = 10).

Receive BIST Operation

The receiver channel contains an internal pattern checker that can be used to validate both device and link operation. These pattern checkers are enabled by the RXBISTA[1:0] latch via the device configuration interface. When enabled, a register in the receive channel becomes a signature pattern generator and checker by logically converting to a Linear Feedback Shift Register (LFSR). This LFSR generates a 511-character sequence. This provides a predictable yet pseudo-random sequence that can be matched to an identical LFSR in the attached Transmitter(s). When synchronized with the received data stream, the Receiver checks each character from the deserializer with each character generated by the LFSR and indicates compare errors and BIST status at the RXDA[1:0] and BISTSTA bits of the Output Register.

The BIST status bus {BISTSTA, RXDA[0], RXDA[1]} indicates 010b or 100b for one character period per BIST loop to indicate loop completion. This status can be used to check test pattern progress.

The specific status reported by the BIST state machine is listed in *Table 6*. These same codes are reported on the receive status outputs.

If the number of invalid characters received ever exceeds the number of valid characters by 16, the receive BIST state machine aborts the compare operations and resets the LFSR to look for the start of the BIST sequence again.

A device reset (RESET sampled LOW) presets the BIST Enable Latches to disable BIST on all channels.

BIST Status State Machine

When a receive path is enabled to look for and compare the received data stream with the BIST pattern, the {BISTSTA, RXDA[1:0]} bits identify the present state of the BIST compare operation.

The BIST state machine has multiple states, as shown in *Figure 2* and *Table 6*. When the receive PLL detects an out-of-lock condition, the BIST state is forced to the Start-of-BIST state, regardless of the present state of the BIST state machine. If the number of detected errors ever exceeds the number of valid matches by greater than 16, the state machine



is forced to the WAIT_FOR_BIST state where it monitors the receive path for the first character of the next BIST sequence.

Power Control

The CYV15G0104TRB supports user control of the powered up or down state of each transmit and receive channel. The receive channels are controlled by the RXPLLPDA latch via the device configuration interface. When RXPLLPDA = 0, the receive PLL and analog circuitry of the channel is disabled. The transmit channel is controlled by the TOE1B and the TOE2B latches via the device configuration interface. The reclocker function is controlled by the ROE1A and the ROE2A latches via the device configuration interface. When a driver is disabled via the configuration interface, it is internally powered down to reduce device power. If both serial drivers for a channel are in this disabled state, the associated internal logic for that channel is also powered down. When the reclocker serial drivers are disabled, the reclocker function will be disabled, but the deserialization logic and parallel outputs will remain enabled.

Device Reset State

When the CYV15G0104TRB is reset by assertion of RESET, all state machines, counters, and configuration latches in the device are initialized to a reset state. See *Table 4* for the initialize values of the configuration latches.

Following a device reset, it is necessary to enable the transmit and receive channels used for normal operation. This can be done by sequencing the appropriate values on the device configuration interface.^[5]

Device Configuration and Control Interface

The CYV15G0104TRB is highly configurable via the configuration interface. The configuration interface allows the transmitter and reclocker to be configured independently. *Table 4* lists the configuration latches within the device including the initialization value of the latches upon the assertion of RESET. *Table 5* shows how the latches are mapped in the device. Each row in the *Table 5* maps to a 7-bit latch bank. There are 6 such write-only latch banks. When WREN = 0, the logic value in the DATA[6:0] is latched to the latch bank specified by the values in ADDR[2:0]. The second column of *Table 5* specifies the channels associated with the corresponding latch bank. For example, the first three latch banks (0,1 and 2) consist of configuration bits for the reclocker channel A.

Latch Types

There are two types of latch banks: static (S) and dynamic (D). Each channel is configured by 2 static and 1 dynamic latch banks. The S type contain those settings that normally do not change for a given application, whereas the D type controls the settings that could change during the application's lifetime. The first and second rows of each channel (address numbers 0, 1, 5, and 6) are the static control latches. The third row of latches for each channel (address numbers 2 and 7) are the dynamic control latches that are associated with enabling dynamic functions within the device. Address numbers 3 and 4 are internal test registers.

Static Latch Values

There are some latches in the table that have a static value (i.e. 1, 0, or X). The latches that have a '1' or '0' must be configured with their corresponding value each time that their associated latch bank is configured. The latches that have an 'X' are don't cares and can be configured with any value.

Table 4. Device Configuration and Control Latch Descriptions

RXRATEA	Receive Clock Rate Select. The initialization value of the RXRATEA latch = 1. RXRATEA is used to select the rate of the RXCLKA± clock output.
	When RXRATEA = 1, the RXCLKA± clock outputs are complementary clocks that follow the recovered clock operating at half the character rate. Data for the associated receive channels should be latched alternately on the rising edge of RXCLKA+ and RXCLKA
	When RXRATEA = 0, the RXCLKA± clock outputs are complementary clocks that follow the recovered clock operating at the character rate. Data for the associated receive channels should be latched on the rising edge of RXCLKA+ or falling edge of RXCLKA
SDASEL1A[1:0]	Primary Serial Data Input Signal Detector Amplitude Select. The initialization value of the SDASEL1A[1:0] latch = 10. SDASEL1A[1:0] selects the trip point for the detection of a valid signal for the INA1± Primary Differential Serial Data Inputs. When SDASEL1A[1:0] = 00, the Analog Signal Detector is disabled. When SDASEL1A[1:0] = 01, the typical p-p differential voltage threshold level is 140mV. When SDASEL1A[1:0] = 10, the typical p-p differential voltage threshold level is 280mV. When SDASEL1A[1:0] = 11, the typical p-p differential voltage threshold level is 420mV.
SDASEL2A[1:0]	Secondary Serial Data Input Signal Detector Amplitude Select. The initialization value of the SDASEL2A[1:0] latch = 10. SDASEL2A[1:0] selects the trip point for the detection of a valid signal for the INA2± Secondary Differential Serial Data Inputs. When SDASEL2A[1:0] = 00, the Analog Signal Detector is disabled When SDASEL2A[1:0] = 01, the typical p-p differential voltage threshold level is 140mV. When SDASEL2A[1:0] = 10, the typical p-p differential voltage threshold level is 280mV. When SDASEL2A[1:0] = 11, the typical p-p differential voltage threshold level is 420mV.



 Table 4. Device Configuration and Control Latch Descriptions (continued)

	• , , ,
TRGRATEA	Training Clock Rate Select. The initialization value of the TRGRATEA latch = 0. TRGRATEA is used to select the clock multiplier for the training clock input to the CDR PLL. When TRGRATEA = 0, the TRGCLKA± input is not multiplied before it is passed to the CDR PLL. When TRGRATEA = 1, the TRGCLKA± input is multiplied by 2 before it is passed to the CDR PLL. TRGRATEA = 1 and SPDSELA = LOW is an invalid state and this combination is reserved.
RXPLLPDA	Receive Channel Enable. The initialization value of the RXPLLPDA latch = 0. RXPLLPDA selects if the receive channel is enabled or powered-down. When RXPLLPDA = 0, the receive PLL and analog circuitry are powered-down. When RXPLLPDA = 1, the receive PLL and analog circuitry are enabled.
RXBISTA[1:0]	Receive Bist Disable / SMPTE Receive Enable. The initialization value of the RXBISTA[1:0] latch = 11. For SMPTE data reception, RXBISTA[1:0] should not remain in this initialization state (11). RXBISTA[1:0] selects if receive BIST is disabled or enabled and sets the device for SMPTE data reception. When RXBISTA[1:0] = 01, the receiver BIST function is disabled and the device is set to receive SMPTE data. When RXBISTA[1:0] = 10, the receive BIST function is enabled and the device is set to receive BIST data. RXBISTA[1:0] = 00 and RXBISTA[1:0] = 11 are invalid states.
ROE2A	Reclocker Secondary Differential Serial Data Output Driver Enable. The initialization value of the ROE2A latch = 0. ROE2A selects if the ROUTA2± secondary differential output drivers are enabled or disabled. When ROE2A = 1, the associated serial data output driver is enabled allowing the reclocked data to be transmitted. When ROE2A = 0, the associated serial data output driver is disabled. When a driver is disabled via the configuration interface, it is internally powered down to reduce device power. If both serial drivers for a channel are in this disabled state, the reclocker logic is also powered down. A device reset (RESET sampled LOW) disables all output drivers.
ROE1A	Reclocker Primary Differential Serial Data Output Driver Enable. The initialization value of the ROE1A latch = 0. ROE1A selects if the ROUTA1± primary differential output drivers are enabled or disabled. When ROE1A = 1, the associated serial data output driver is enabled allowing the reclocked data to be transmitted. When ROE1A = 0, the associated serial data output driver is disabled. When a driver is disabled via the configuration interface, it is internally powered down to reduce device power. If both serial drivers for a channel are in this disabled state, the reclocker logic is also powered down. A device reset (RESET sampled LOW) disables all output drivers.
TXCKSELB	Transmit Clock Select. The initialization value of the TXCKSELB latch = 1. TXCKSELB selects the clock source used to write data into the Transmit Input Register. When TXCKSELB = 1, the input register TXDB[9:0] is clocked by REFCLKB1. In this mode, the phase alignment buffer in the transmit path is bypassed. When TXCKSELB = 0, TXCLKB1 is used to clock in the input register TXDB[9:0].
TXRATEB	Transmit PLL Clock Rate Select. The initialization value of the TXRATEB latch = 0. TXRATEB is used to select the clock multiplier for the Transmit PLL. When TXRATEB = 0, the transmit PLL multiples the REFCLKB± input by 10 to generate the serial bit-rate clock. When TXRATEB = 0, the TXCLKOB output clocks are full-rate clocks and follow the frequency and duty cycle of the REFCLKB± input. When TXRATEB = 1, the Transmit PLL multiplies the REFCLKB± input by 20 to generate the serial bit-rate clock. When TXRATEB = 1, the TXCLKOB output clocks are twice the frequency rate of the REFCLKB± input. When TXCKSELB = 1 and TXRATEB = 1, the Transmit Data Inputs are captured using both the rising and falling edges of REFCLKB. TXRATEB = 1 and SPDSELB = LOW, is an invalid state and this combination is reserved.
TXBISTB	Transmit Bist Disable . The initialization value of the TXBISTB latch = 1. TXBISTB selects if the transmit BIST is disabled or enabled. When TXBISTB = 1, the transmit BIST function is disabled. When TXBISTB = 0, the transmit BIST function is enabled.
TOE2B	Secondary Differential Serial Data Output Driver Enable. The initialization value of the TOE2B latch = 0. TOE2B selects if the TOUTB2± secondary differential output drivers are enabled or disabled. When TOE2B = 1, the associated serial data output driver is enabled allowing data to be transmitted from the transmit shifter. When TOE2B = 0, the associated serial data output driver is disabled. When a driver is disabled via the configuration interface, it is internally powered down to reduce device power. If both serial drivers for a channel are in this disabled state, the associated internal logic for that channel is also powered down. A device reset (RESET sampled LOW) disables all output drivers.
TOE1B	Primary Differential Serial Data Output Driver Enable . The initialization value of the TOE1B latch = 0. TOE1B selects if the TOUTB1± primary differential output drivers are enabled or disabled. When TOE1B = 1, the associated serial data output driver is enabled allowing data to be transmitted from the transmit shifter. When TOE1B = 0, the associated serial data output driver is disabled. When a driver is disabled via the configuration interface, it is internally powered down to reduce device power. If both serial drivers for a channel are in this disabled state, the associated internal logic for that channel is also powered down. A device reset (RESET sampled LOW) disables all output drivers.



Table 4. Device Configuration and Control Latch Descriptions (continued)

PABRSTB	Transmit Clock Phase Alignment Buffer Reset. The initialization value of the PABRSTB latch = 1. The PABRSTB is used to re-center the Transmit Phase Align Buffer. When the configuration latch PABRSTB is written as a 0, the phase of the TXCLKB input clock relative to REFCLKB+/- is initialized. PABRSTB is an asynchronous input, but is sampled by each TXCLKB↑ to synchronize it to the internal
	clock domain. PABRSTB is a self clearing latch. This eliminates the requirement of writing a 1 to complete the initialization of the Phase Alignment Buffer.

Device Configuration Strategy

The following is a series of ordered events needed to load the configuration latches on a per channel basis:

- 1. Pulse RESET Low after device power-up. This operation resets both channels.
- 2. Set the static latch banks for the target channel.
- Set the dynamic bank of latches for the target channel. Enable the Receive PLL and/or transmit channel. If the receiver is enabled, set the device for SMPTE data reception (RXBISTA[1:0] = 01) or BIST data reception (RXBISTA[1:0] = 10).
- 4. Reset the Phase Alignment Buffer. [Optional if phase align buffer is bypassed.]

Table 5. Device Control Latch Configuration Table

ADDR	Channel	Туре	DATA6	DATA5	DATA4	DATA3	DATA2	DATA1	DATA0	Reset Value	
0 (000b)	Α	S	1	0	Х	Х	0	0	RXRATEA	1011111	
1 (001b)	Α	S	SDASEL2A[1]	SDASEL2A[0]	SDASEL1A[1]	SDASEL1A[0]	Х	Х	TRGRATEA	1010110	
2 (010b)	Α	D	RXBISTA[1]	RXPLLPDA	RXBISTA[0]	Х	ROE2A	ROE1A	Х	1011001	
3 (011b)				INTERNAL TEST REGISTERS							
4 (100b)				DO NOT WRITE TO THESE ADDRESSES							
5 (101b)	В	S	Х	Х	Х	Х	X	0	RXRATE D	1011111	
6 (110b)	В	S	Х	Х	Х	Х	0	TXCKSELB	TXRATEB	1010110	
7 (111b)	В	D	Х	0	Х	TXBISTB	TOE2B	TOE1B	PABRSTB	1011001	

JTAG Support

The CYV15G0104TRB contains a JTAG port to allow system level diagnosis of device interconnect. Of the available JTAG modes, boundary scan, and bypass are supported. This capability is present only on the LVTTL inputs and outputs, the TRGCLKA± input, and the REFCLKB± clock input. The high-speed serial inputs and outputs are not part of the JTAG test chain.

3-Level Select Inputs

Each 3-Level select inputs reports as two bits in the scan register. These bits report the LOW, MID, and HIGH state of the associated input as 00, 10, and 11 respectively

JTAG ID

The JTAG device ID for the CYV15G0104TRB is '0C811069'x.

Table 6. Receive BIST Status Bits

	Description
{BISTSTA, RXDA[0], RXDA[1]}	Receive BIST Status (Receive BIST = Enabled)
000, 001	BIST Data Compare. Character compared correctly.
010	BIST Last Good. Last Character of BIST sequence detected and valid.
011	Reserved.
100	BIST Last Bad. Last Character of BIST sequence detected invalid.
101	BIST Start . Receive BIST is enabled on this channel, but character compares have not yet commenced. This also indicates a PLL Out of Lock condition.
110	BIST Error . While comparing characters, a mismatch was found in one or more of the character bits.
111	BIST Wait . The receiver is comparing characters. but has not yet found the start of BIST character to enable the LFSR.






Figure 2. Receive BIST State Machine



Maximum Ratings

(Above which the useful life may be impaired. User guidelines only, not tested.) Storage Temperature-65°C to +150°C Ambient Temperature with Power Applied.......55°C to +125°C Supply Voltage to Ground Potential -0.5V to +3.8V DC Voltage Applied to LVTTL Outputs in High-Z State–0.5V to $V_{\mbox{\footnotesize CC}}$ + 0.5V Output Current into LVTTL Outputs (LOW)......60 mA DC Input Voltage -0.5V to V_{CC} + 0.5V

Static Discharge Voltage	> 2000 V
(per MIL-STD-883, Method 3015)	
Latch-up Current	> 200 mA

Power-up Requirements

The CYV15G0104TRB requires one power-supply. The Voltage on any input or I/O pin cannot exceed the power pin during power-up.

Operating Range

Range	Ambient Temperature	V _{CC}
Commercial	0°C to +70°C	+3.3V ±5%

CYV15G0104TRB DC Electrical Characteristics

Parameter	Description	Test Conditions	Min.	Max.	Unit
LVTTL-com	patible Outputs	1	1		1
V _{OHT}	Output HIGH Voltage	$I_{OH} = -4 \text{ mA}, V_{CC} = \text{Min}.$	2.4		V
V _{OLT}	Output LOW Voltage	I _{OL} = 4 mA, V _{CC} = Min.		0.4	V
I _{OST}	Output Short Circuit Current	$V_{OUT} = 0V^{[8]}, V_{CC} = 3.3V$	-20	-100	mA
I _{OZL}	High-Z Output Leakage Current	V _{OUT} = 0V, V _{CC}	-20	20	μA
LVTTL-com	patible Inputs		1	<u> </u>	
V _{IHT}	Input HIGH Voltage		2.0	V _{CC} + 0.3	V
V _{ILT}	Input LOW Voltage		-0.5	0.8	V
I _{IHT}	Input HIGH Current	REFCLKB Input, V _{IN} = V _{CC}		1.5	mA
		Other Inputs, V _{IN} = V _{CC}		+40	μΑ
I _{ILT}	Input LOW Current	REFCLKB Input, V _{IN} = 0.0V		-1.5	mA
		Other Inputs, V _{IN} = 0.0V		-40	μA
I _{IHPDT}	Input HIGH Current with internal pull-down	$V_{IN} = V_{CC}$		+200	μA
I _{ILPUT}	Input LOW Current with internal pull-up	V _{IN} = 0.0V		-200	μA
LVDIFF Inp	uts: REFCLKB±	1	1	·	
V _{DIFF} ^[9]	Input Differential Voltage		400	V _{CC}	mV
V _{IHHP}	Highest Input HIGH Voltage		1.2	V _{CC}	V
V _{ILLP}	Lowest Input LOW voltage		0.0	V _{CC} /2	V
V _{COMREF} ^[10]	Common Mode Range		1.0	V _{CC} – 1.2V	V
3-Level Inp	uts		1	<u> </u>	
V _{IHH}	Three-Level Input HIGH Voltage	$Min. \le V_{CC} \le Max.$	0.87 * V _{CC}	V _{CC}	V
V _{IMM}	Three-Level Input MID Voltage	$Min. \leq V_{CC} \leq Max.$	0.47 * V _{CC}	0.53 * V _{CC}	V
V _{ILL}	Three-Level Input LOW Voltage	$Min. \leq V_{CC} \leq Max.$	0.0	0.13 * V _{CC}	V
I _{IHH}	Input HIGH Current	$V_{IN} = V_{CC}$		200	μΑ
I _{IMM}	Input MID current	$V_{IN} = V_{CC}/2$	-50	50	μΑ
I _{ILL}	Input LOW current	V _{IN} = GND		-200	μΑ
Differential	CML Serial Outputs: OUTA1±, OUTA2±, O	UTB1±, OUTB2±, OUTC1±, OU	TC2±, OUTD1±	+, OUTD2±	•
V _{OHC}	Output HIGH Voltage	100Ω differential load	V _{CC} – 0.5	V _{CC} - 0.2	V
	(V _{cc} Referenced)	150Ω differential load	V _{CC} – 0.5	V _{CC} – 0.2	V

Tested one output at a time, output shorted for less than one second, less than 10% duty cycle.

This is the minimum difference in voltage between the true and complement inputs required to ensure detection of a logic-1 or logic-0. A logic-1 exists when the true (+) input is more positive than the complement (–) input. A logic-0 exists when the complement (–) input is more positive than true (+) input.


The common mode range defines the allowable range of REFCLKB+ and REFCLKB- when REFCLKB+ = REFCLKB-. This marks the zero-crossing between the true and complement inputs as the signal switches between a logic-1 and a logic-0.



CYV15G0104TRB DC Electrical Characteristics (continued)

Parameter	Description	Test	Conditions	Min.	Max.	Unit
V _{OLC}	Output LOW Voltage	100Ω differe	ential load	V _{CC} – 1.4	$V_{CC} - 0.7$	V
	(V _{CC} Referenced)	150Ω differe	ential load	V _{CC} – 1.4	$V_{CC} - 0.7$	V
V _{ODIF}	Output Differential Voltage	100Ω differe	ential load	450	900	mV
	(OUT+)	150Ω differe	ential load	560	1000	mV
Differential	Serial Line Receiver Inputs: INA1±, INA2±	=		•	•	
V _{DIFFs} ^[9]	Input Differential Voltage (IN+) - (IN-)			100	1200	mV
V _{IHE}	Highest Input HIGH Voltage				V _{CC}	V
V _{ILE}	Lowest Input LOW Voltage			V _{CC} – 2.0		V
I _{IHE}	Input HIGH Current	V _{IN} = V _{IHE} M	lax.		1350	μА
I _{ILE}	Input LOW Current	V _{IN} = V _{ILE} M	in.	-700		μА
VI _{COM} ^[11]	Common Mode input range		((V _{CC} – 2.0V)+0.5)min, (V _{CC} – 0.5V) max.		+3.1	V
Power Sup	ply			Тур.	Max.	
I _{CC} [12,13]	Max Power Supply Current	REFCLKB = MAX	Commercial	585	690	mA
I _{CC} [12,13]	Typical Power Supply Current	REFCLKB = 125 MHz	Commercial	560	660	mA

AC Test Loads and Waveforms



CYV15G0104TRB AC Electrical Characteristics

Parameter	Description		Max	Unit		
CYV15G0104TRB Transmitter LVTTL Switching Characteristics Over the Operating Range						
f _{TS}	TXCLKB Clock Cycle Frequency	19.5	150	MHz		
t _{TXCLK}	TXCLKB Period=1/f _{TS}	6.66	51.28	ns		
t _{TXCLKH} ^[16]	TXCLKB HIGH Time	2.2		ns		
t _{TXCLKL} ^[16]	TXCLKB LOW Time	2.2		ns		

- The common mode range defines the allowable range of INPUT+ and INPUT- when INPUT+ = INPUT-. This marks the zero-crossing between the true and
- complement inputs as the signal switches between a logic-1 and a logic-0. Maximum I_{CC} is measured with V_{CC} = MAX, T_A = 25°C, with all channels and Serial Line Drivers enabled, sending a continuous alternating 01 pattern, and outputs unloaded.
- Typical I_{CC} is measured under similar conditions except with V_{CC} = 3.3V, T_A = 25°C, with all channels enabled and one Serial Line Driver per channel sending The LVTTL switching threshold is 1.4V. All timing references are made relative to where the signal edges cross the threshold voltage. Tested initially and after any design or process changes that may affect these parameters, but not 100% tested.



CYV15G0104TRB AC Electrical Characteristics (continued)

Parameter	Description	Min.	Max	Unit
t _{TXCLKR} [16, 17, 18, 19]	TXCLKB Rise Time	0.2	1.7	ns
t _{TXCLKF} [16, 17, 18, 19]	TXCLKB Fall Time	0.2	1.7	ns
t _{TXDS}	Transmit Data Set-up Time to TXCLKB↑ (TXCKSELB = 0)	2.2		ns
t _{TXDH}	Transmit Data Hold Time from TXCLKB↑ (TXCKSELB = 0)	8.0		ns
f _{TOS}	TXCLKOB Clock Frequency = 1x or 2x REFCLKB Frequency	19.5	150	MHz
t _{TXCLKO}	TXCLKOB Period=1/f _{TOS}	6.66	51.28	ns
t _{TXCLKOD}	TXCLKOB Duty Cycle centered at 60% HIGH time	-1.9	0	ns
CYV15G0104TRE	Receiver LVTTL Switching Characteristics Over the Operating Range	е		
f _{RS}	RXCLKA± Clock Output Frequency	9.75	150	MHz
t _{RXCLKP}	RXCLKA± Period = 1/f _{RS}	6.66	102.56	ns
t _{RXCLKD}	RXCLKA± Duty Cycle Centered at 50% (Full Rate and Half Rate)	-1.0	+1.0	ns
t _{RXCLKR} [16]	RXCLKA± Rise Time	0.3	1.2	ns
t _{RXCLKF} [16]	RXCLKA± Fall Time	0.3	1.2	ns
t _{RXDv} [20]	Status and Data Valid Time to RXCLKA± (RXRATEA = 0) (Full Rate)	5UI-1.8 ^[21]		ns
	Status and Data Valid Time to RXCLKA± (RXRATEA = 1) (Half Rate)	5UI-1.3 ^[21]		ns
t _{RXDv+} [20]	Status and Data Valid Time to RXCLKA± (RXRATEA = 0)	5UI-1.7 ^[21]		ns
	Status and Data Valid Time to RXCLKA± (RXRATEA = 1)	5UI-2.1 ^[21]		ns
f _{ROS}	RECLKOA Clock Frequency	19.5	150	MHz
t _{RECLKO}	RECLKOA Period=1/f _{ROS}	6.66	51.28	ns
t _{RECLKOD}	RECLKOA Duty Cycle centered at 60% HIGH time	-1.9	0	ns
CYV15G0104TRE	REFCLKB Switching Characteristics Over the Operating Range			
f _{REF}	REFCLKB Clock Frequency	19.5	150	MHz
t _{REFCLK}	REFCLKB Period = 1/f _{REF}	6.6	51.28	ns
t _{REFH}	REFCLKB HIGH Time (TXRATEB = 1)(Half Rate)	5.9		ns
	REFCLKB HIGH Time (TXRATEB = 0)(Full Rate)	2.9 ^[16]		ns
t _{REFL}	REFCLKB LOW Time (TXRATEB = 1)(Half Rate)	5.9		ns
	REFCLKB LOW Time (TXRATEB = 0)(Full Rate)	2.9 ^[16]		ns
t _{REFD} ^[22]	REFCLKB Duty Cycle	30	70	%
t _{REFR} [16, 17, 18, 19]	REFCLKB Rise Time (20%–80%)		2	ns
t _{REFF} [16, 17, 18, 19]	REFCLKB Fall Time (20%–80%)		2	ns
t _{TREFDS}	Transmit Data Set-up Time to REFCLKB - Full Rate (TXRATEB = 0, TXCKSELB = 1)	2.2		ns
	Transmit Data Set-up Time to REFCLKB - Half Rate (TXRATEB = 1, TXCKSELB = 1)	1.9		ns
t _{TREFDH}	Transmit Data Hold Time from REFCLKB - Full Rate (TXRATEB= 0, TXCKSELB = 1)	0.8		ns
	Transmit Data Hold Time from REFCLKB - Half Rate (TXRATEB = 1, TXCKSELB = 1)	1.5		ns

Notes:

17. The ratio of rise time to falling time must not vary by greater than 2:1.

18. For a given operating frequency, neither rise or fall specification can be greater than 20% of the clock-cycle period or the data sheet maximum time.

19. All transmit AC timing parameters measured with 1ns typical rise time and fall time.

20. Parallel data output specifications are only valid if all outputs are loaded with similar DC and AC loads.

21. Receiver UI (Unit Interval) is calculated as 1/(f_{TRG}* 20) (when TRGRATEA = 1) or 1/(f_{TRG}* 10) (when TRGRATEA = 0). In an operating link this is equivalent to t_B.

22. The duty cycle specification is a simultaneous condition with the t_{REFH} and t_{REFL} parameters. This means that at faster character rates the REFCLKB± duty cycle cannot be as large as 30%–70%.



CYV15G0104TRB AC Electrical Characteristics (continued)

Parameter	Description		Min.	Max	Unit
CYV15G0104TR	B TRGCLKA Switching Characteristics Over the Op	perating Range			
f _{TRG}	TRGCLKA Clock Frequency		19.5	150	MHz
t _{REFCLK}	TRGCLKA Period = 1/f _{TRG}		6.6	51.28	ns
t _{TRGH}	TRGCLKA HIGH Time (TRGRATEA = 1)(Half Rate)		5.9		ns
	TRGCLKA HIGH Time (TRGRATEA = 0)(Full Rate)		2.9 ^[16]		ns
t _{TRGL}	TRGCLKA LOW Time (TRGRATEA = 1)(Half Rate)		5.9		ns
	TRGCLKA LOW Time (TRGRATEA = 0)(Full Rate)		2.9 ^[16]		ns
t _{TRGD} ^[23]	TRGCLKA Duty Cycle		30	70	%
t _{TRGR} [16, 17, 18]	TRGCLKA Rise Time (20%–80%)			2	ns
t _{TRGF} [16, 17, 18]	TRGCLKA Fall Time (20%–80%)			2	ns
t _{TRGRX} [24]	TRGCLKA Frequency Referenced to Received Clor	ck Frequency	-0.15	+0.15	%
CYV15G0104TR	B Bus Configuration Write Timing Characteristics	Over the Operating R	ange		
t _{DATAH}	Bus Configuration Data Hold		0		ns
t _{DATAS}	Bus Configuration Data Setup		10		ns
t _{WRENP}	Bus Configuration WREN Pulse Width		10		ns
CYV15G0104TR	B JTAG Test Clock Characteristics Over the Operat	ing Range			
f _{TCLK}	JTAG Test Clock Frequency			20	MHz
t _{TCLK}	JTAG Test Clock Period		50		ns
CYV15G0104TR	B Device RESET Characteristics Over the Operating	Range			
t _{RST}	Device RESET Pulse Width		30		ns
CYV15G0104TR	B Transmitter and Reclocker Serial Output Charac	teristics Over the Ope	erating Range		•
Parameter	Description	Condition	Min.	Max.	Unit
t _B	Bit Time		660	5128	ps
t _{RISE} ^[16]	CML Output Rise Time 20–80% (CML Test Load)	SPDSELx = HIGH	50	270	ps
		SPDSELx= MID	100	500	ps
		SPDSELx =LOW	180	1000	ps
t _{FALL} ^[16]	CML Output Fall Time 80–20% (CML Test Load)	SPDSELx = HIGH	50	270	ps
		SPDSELx = MID	100	500	ps
		SPDSELx =LOW	180	1000	ps

PLL Characteristics

Parameter	Description	Condition	Min	Тур.	Max.	Unit
CYV15G0104TRB	Transmitter Output PLL Characteristics					
t _{JTGENSD} [16, 25]	Transmit Jitter Generation - SD Data Rate	REFCLKB = 27 MHz		200		ps
t _{JTGENHD} ^[16, 25]	Transmit Jitter Generation - HD Data Rate	REFCLKB = 148.5 MHz		76		ps
t _{TXLOCK}	Transmit PLL lock to REFCLKB±				200	μS

 ^{23.} The duty cycle specification is a simultaneous condition with the t_{TRGH} and t_{TRGL} parameters. This means that at faster character rates the TRGCLKA± duty cycle cannot be as large as 30%–70%.
 24. TRGCLKA± has no phase or frequency relationship with the recovered clock(s) and only acts as a centering reference to reduce clock synchronization time. TRGCLKA± must be within±1500 PPM (±0.15%) of the transmitter PLL reference (REFCLK±) frequency. Although transmitting to a HOTLink II receiver channel necessitates the frequency difference between the transmitter and receiver reference clocks to be within±1500-PPM, the stability of the crystal needs to be within the limits specified by the appropriate standard when transmitting to a remote receiver that is compliant to that standard.
 25. While sending BIST data at the corresponding data rate, after 10,000 histogram hits, time referenced to REFCLKB± input.
 26. Receiver input stream is BIST data from the transmit channel. This data is reclocked and output to a wide-bandwidth digital sampling oscilloscope. The measurement was recorded after 10,000 histogram hits, time referenced to REFCLKB± of the transmit channel.




PLL Characteristics

Parameter	Description	Condition	Min	Тур.	Max.	Unit
	Reclocker Output PLL Characteristics					
t _{JRGENSD} [16, 26]	Reclocker Jitter Generation - SD Data Rate	TRGCLKA = 27 MHz		133		ps
t _{JRGENHD} [16, 26]	Reclocker Jitter Generation - HD Data Rate	TRGCLKA = 148.5 MHz		107		ps
CYV15G0104TRE	Receive PLL Characteristics Over the Operating Ra	inge	•			
t _{RXLOCK}	Receive PLL lock to input data stream (cold start)				376k	UI
	Receive PLL lock to input data stream			133 107	UI	
t _{RXUNLOCK}	Receive PLL Unlock Rate				46	UI

Capacitance [16]

Parameter	Description	Test Conditions	Max.	Unit
C _{INTTL}	TTL Input Capacitance	$T_A = 25$ °C, $f_0 = 1$ MHz, $V_{CC} = 3.3V$	7	pF
C _{INPECL}	PECL input Capacitance	$T_A = 25^{\circ}C$, $f_0 = 1$ MHz, $V_{CC} = 3.3V$	4	pF


CYV15G0104TRB HOTLink II Transmitter Switching Waveforms




^{27.} When REFCLKB± is configured for half-rate operation (TXRATEB = 1) and data is captured using REFCLKB instead of a TXCLKB clock. Data is captured using both the rising and falling edges of REFCLKB.



CYV15G0104TRB HOTLink II Transmitter Switching Waveforms (continued)




Switching Waveforms for the CYV15G0104TRB HOTLink II Receiver



28. The TXCLKOB output remains at the character rate regardless of the state of TXRATEB and does not follow the duty cycle of REFCLKB±. 29. The rising edge of TXCLKOB output has no direct phase relationship to the REFCLKB± input.



Switching Waveforms for the CYV15G0104TRB HOTLink II Receiver



Bus Configuration Write Timing






Table 7. Package Coordinate Signal Allocation

D Signal Name Signal Type D CCC POWER A02 NC NO CONNECT C08 GND GROUND F18 NC NO CONNECT A03 NC NO CONNECT C09 DATA[6] LYTTL IN PU F20 NC NO CONNECT A05 VCC POWER C11 DATA[2] LYTTL IN PU F20 NC NO CONNECT A05 VCC POWER C11 DATA[2] LYTTL IN PU G01 GND GROUND G02 WREN LYTTL IN PU G01 GND GROUND G02 WREN LYTTL IN PU G01 GND GROUND G03 GND GROUND GND G	Ball			Ball			Ball		
A02	ID	Signal Name	Signal Type	ID	Signal Name	Signal Type	ID	Signal Name	Signal Type
A03									
A04									
A05					= =				
A06					= =				
A07									
A08									
A09	A07						G03		
A10	A08		GROUND	C14		NO CONNECT	G04	GND	GROUND
A11	A09	GND	GROUND			3-LEVEL SEL	G17		NO CONNECT
A12	A10	TOUTB2-	CML OUT	C16	VCC	POWER	G18	NC	NO CONNECT
A13	A11	INA1-	CML IN	C17	LDTDEN	LVTTL IN PU	G19	SPDSELA	3-LEVEL SEL
A14	A12	ROUTA1-	CML OUT	C18	TRST	LVTTL IN PU	G20	NC	NO CONNECT
A15	A13	GND	GROUND	C19	GND	GROUND	H01	GND	GROUND
A16	A14	INA2-	CML IN	C20	TDO	LVTTL 3-S OUT	H02	GND	GROUND
A17 VCC POWER D03 VCC POWER H17 GND GROUND A18 NC NO CONNECT D04 INSELA LVTTL IN H18 GND GROUND A19 VCC POWER D05 VCC POWER H19 GND GROUND B01 VCC POWER D07 NC NO CONNECT J01 GND GROUND B02 NC NO CONNECT D08 GND GROUND J02 GND GROUND B03 VCC POWER D09 DATA[5] LVTTL IN PU J03 GND GROUND B04 NC NO CONNECT D10 DATA[3] LVTTL IN PU J04 GND GROUND B05 VCC POWER D11 DATA[4] LVTTL IN PU J04 GND GROUND B06 VCC POWER D12 GND GROUND J18 NC NO CONNECT B07 TOUTB1+ <td>A15</td> <td>ROUTA2-</td> <td>CML OUT</td> <td>D01</td> <td>TCLK</td> <td>LVTTL IN PD</td> <td>H03</td> <td>GND</td> <td>GROUND</td>	A15	ROUTA2-	CML OUT	D01	TCLK	LVTTL IN PD	H03	GND	GROUND
A18	A16	VCC	POWER	D02	RESET	LVTTL IN PU	H04	GND	GROUND
A19 VCC POWER D05 VCC POWER H19 GND GROUND A20 NC NO CONNECT D06 ULCA LVTTL IN PU H20 GND GROUND B01 VCC POWER D07 NC NO CONNECT J01 GND GROUND B02 NC NO CONNECT D08 GND GROUND J02 GND GROUND B03 VCC POWER D09 DATA[5] LVTTL IN PU J03 GND GROUND B04 NC NO CONNECT D10 DATA[3] LVTTL IN PU J04 GND GROUND B05 VCC POWER D11 DATA[1] LVTTL IN PU J04 GND GROUND GROUND GROUND J04 GND GROUND J18 NC NO CONNECT NO CONNECT B06 VCC POWER B17 NC NO CONNECT B07 NC NO CONNECT B08 GROUND J19 NC<	A17	VCC	POWER	D03	VCC	POWER	H17	GND	GROUND
NC	A18	NC	NO CONNECT	D04	INSELA	LVTTL IN	H18	GND	GROUND
B01 VCC POWER D07 NC NO CONNECT J01 GND GROUND B02 NC NO CONNECT D08 GND GROUND J02 GND GROUND B03 VCC POWER D09 DATA[5] LVTTL IN PU J03 GND GROUND B04 NC NO CONNECT D10 DATA[3] LVTTL IN PU J04 GND GROUND B05 VCC POWER D11 DATA[1] LVTTL IN PU J17 NC NO CONNECT B06 VCC POWER D12 GND GROUND J18 NC NO CONNECT B07 TOUTB1+ CML OUT D13 GND GROUND J19 NC NO CONNECT B08 GND GROUND D14 GND GROUND J20 NC NO CONNECT B10 TOUTB2+ CML OUT D16 VCC POWER K02 NC NO CONNECT B11	A19	VCC	POWER	D05	VCC	POWER	H19	GND	GROUND
B02 NC NO CONNECT D08 GND GROUND J02 GND GROUND B03 VCC POWER D09 DATA[5] LVTTL IN PU J03 GND GROUND B04 NC NO CONNECT D10 DATA[3] LVTTL IN PU J04 GND GROUND B05 VCC POWER D11 DATA[1] LVTTL IN PU J17 NC NO CONNECT B06 VCC POWER D12 GND GROUND J18 NC NO CONNECT B07 TOUTB1+ CML OUT D13 GND GROUND J19 NC NO CONNECT B08 GND GROUND D14 GND GROUND J20 NC NO CONNECT B10 TOUTB2+ CML OUT D16 VCC POWER K02 NC NO CONNECT B11 INA1+ CML IN D17 NC NO CONNECT K03 GND GROUND B13	A20	NC	NO CONNECT	D06	ULCA	LVTTL IN PU	H20	GND	GROUND
B03 VCC POWER D09 DATA[5] LVTTL IN PU J03 GND GROUND B04 NC NO CONNECT D10 DATA[3] LVTTL IN PU J04 GND GROUND B05 VCC POWER D11 DATA[1] LVTTL IN PU J17 NC NO CONNECT B06 VCC POWER D12 GND GROUND J18 NC NO CONNECT B07 TOUTB1+ CML OUT D13 GND GROUND J19 NC NO CONNECT B08 GND GROUND D14 GND GROUND J20 NC NO CONNECT B09 NC NO CONNECT D15 NC NO CONNECT K01 NC NO CONNECT B10 TOUTB2+ CML OUT D16 VCC POWER K02 NC NO CONNECT B11 INA1+ CML OUT D18 VCC POWER K04 GND GROUND B13	B01	VCC	POWER	D07	NC	NO CONNECT	J01	GND	GROUND
B04 NC NO CONNECT D10 DATA[3] LVTTL IN PU J04 GND GROUND B05 VCC POWER D11 DATA[1] LVTTL IN PU J17 NC NO CONNECT B06 VCC POWER D12 GND GROUND J18 NC NO CONNECT B07 TOUTB1+ CML OUT D13 GND GROUND J19 NC NO CONNECT B08 GND GROUND D14 GND GROUND J20 NC NO CONNECT B09 NC NO CONNECT D15 NC NO CONNECT K01 NC NO CONNECT B10 TOUTB2+ CML OUT D16 VCC POWER K02 NC NO CONNECT B11 INA1+ CML IN D17 NC NO CONNECT K03 GND GROUND B13 GND GROUND D19 SCANEN2 LVTTL IN PD K17 NC NO CONNECT B	B02	NC	NO CONNECT	D08	GND	GROUND	J02	GND	GROUND
B05 VCC POWER D11 DATA[1] LVTTL IN PU J17 NC NO CONNECT B06 VCC POWER D12 GND GROUND J18 NC NO CONNECT B07 TOUTB1+ CML OUT D13 GND GROUND J19 NC NO CONNECT B08 GND GROUND D14 GND GROUND J20 NC NO CONNECT B09 NC NO CONNECT D15 NC NO CONNECT K01 NC NO CONNECT B10 TOUTB2+ CML OUT D16 VCC POWER K02 NC NO CONNECT B11 INA1+ CML IN D17 NC NO CONNECT K03 GND GROUND B12 ROUTA1+ CML OUT D18 VCC POWER K04 GND GROUND B13 GND GROUND D19 SCANEN2 LVTTL IN PD K17 NC NO CONNECT B14	B03	VCC	POWER	D09	DATA[5]	LVTTL IN PU	J03	GND	GROUND
B06 VCC POWER D12 GND GROUND J18 NC NO CONNECT B07 TOUTB1+ CML OUT D13 GND GROUND J19 NC NO CONNECT B08 GND GROUND D14 GND GROUND J20 NC NO CONNECT B09 NC NO CONNECT D15 NC NO CONNECT K01 NC NO CONNECT B10 TOUTB2+ CML OUT D16 VCC POWER K02 NC NO CONNECT B11 INA1+ CML IN D17 NC NO CONNECT K03 GND GROUND B12 ROUTA1+ CML OUT D18 VCC POWER K04 GND GROUND B13 GND GROUND D19 SCANEN2 LVTTL IN PD K17 NC NO CONNECT B14 INA2+ CML IN D20 TMEN3 LVTTL IN PD K18 NC NO CONNECT B15	B04	NC	NO CONNECT	D10	DATA[3]	LVTTL IN PU	J04	GND	GROUND
B07 TOUTB1+ CML OUT D13 GND GROUND J19 NC NO CONNECT B08 GND GROUND D14 GND GROUND J20 NC NO CONNECT B09 NC NO CONNECT D15 NC NO CONNECT K01 NC NO CONNECT B10 TOUTB2+ CML OUT D16 VCC POWER K02 NC NO CONNECT B11 INA1+ CML IN D17 NC NO CONNECT K03 GND GROUND B12 ROUTA1+ CML OUT D18 VCC POWER K04 GND GROUND B13 GND GROUND D19 SCANEN2 LVTTL IN PD K17 NC NO CONNECT B14 INA2+ CML IN D20 TMEN3 LVTTL IN PD K18 NC NO CONNECT B15 ROUTA2+ CML OUT E01 VCC POWER K19 NC NO CONNECT B16	B05	VCC	POWER	D11	DATA[1]	LVTTL IN PU	J17	NC	NO CONNECT
B08 GND GROUND D14 GND GROUND J20 NC NO CONNECT B09 NC NO CONNECT D15 NC NO CONNECT K01 NC NO CONNECT B10 TOUTB2+ CML OUT D16 VCC POWER K02 NC NO CONNECT B11 INA1+ CML IN D17 NC NO CONNECT K03 GND GROUND B12 ROUTA1+ CML OUT D18 VCC POWER K04 GND GROUND B13 GND GROUND D19 SCANEN2 LVTTL IN PD K17 NC NO CONNECT B14 INA2+ CML IN D20 TMEN3 LVTTL IN PD K18 NC NO CONNECT B15 ROUTA2+ CML OUT E01 VCC POWER K19 NC NO CONNECT B16 VCC POWER K20 NC NO CONNECT B17 NC NO CONNECT E03 <td>B06</td> <td>VCC</td> <td>POWER</td> <td>D12</td> <td>GND</td> <td>GROUND</td> <td>J18</td> <td>NC</td> <td>NO CONNECT</td>	B06	VCC	POWER	D12	GND	GROUND	J18	NC	NO CONNECT
B09 NC NO CONNECT D15 NC NO CONNECT K01 NC NO CONNECT B10 TOUTB2+ CML OUT D16 VCC POWER K02 NC NO CONNECT B11 INA1+ CML IN D17 NC NO CONNECT K03 GND GROUND B12 ROUTA1+ CML OUT D18 VCC POWER K04 GND GROUND B13 GND GROUND D19 SCANEN2 LVTTL IN PD K17 NC NO CONNECT B14 INA2+ CML IN D20 TMEN3 LVTTL IN PD K18 NC NO CONNECT B15 ROUTA2+ CML OUT E01 VCC POWER K19 NC NO CONNECT B16 VCC POWER K20 NC NO CONNECT B17 NC NO CONNECT E03 VCC POWER L01 NC NO CONNECT B19 NC NO CONNECT E17<	B07	TOUTB1+	CML OUT	D13	GND	GROUND	J19	NC	NO CONNECT
B10 TOUTB2+ CML OUT D16 VCC POWER K02 NC NO CONNECT B11 INA1+ CML IN D17 NC NO CONNECT K03 GND GROUND B12 ROUTA1+ CML OUT D18 VCC POWER K04 GND GROUND B13 GND GROUND D19 SCANEN2 LVTTL IN PD K17 NC NO CONNECT B14 INA2+ CML IN D20 TMEN3 LVTTL IN PD K18 NC NO CONNECT B15 ROUTA2+ CML OUT E01 VCC POWER K19 NC NO CONNECT B16 VCC POWER K20 NC NO CONNECT B17 NC NO CONNECT E03 VCC POWER L01 NC NO CONNECT B18 NC NO CONNECT E04 VCC POWER L02 NC NO CONNECT B20 NC NO CONNECT E18	B08	GND	GROUND	D14	GND	GROUND	J20	NC	NO CONNECT
B11 INA1+ CML IN D17 NC NO CONNECT K03 GND GROUND B12 ROUTA1+ CML OUT D18 VCC POWER K04 GND GROUND B13 GND GROUND D19 SCANEN2 LVTTL IN PD K17 NC NO CONNECT B14 INA2+ CML IN D20 TMEN3 LVTTL IN PD K18 NC NO CONNECT B15 ROUTA2+ CML OUT E01 VCC POWER K19 NC NO CONNECT B16 VCC POWER E02 VCC POWER K20 NC NO CONNECT B17 NC NO CONNECT E03 VCC POWER L01 NC NO CONNECT B18 NC NO CONNECT E04 VCC POWER L02 NC NO CONNECT B20 NC NO CONNECT E18 VCC POWER L04 GND GROUND C01	B09	NC	NO CONNECT	D15	NC	NO CONNECT	K01	NC	NO CONNECT
B12 ROUTA1+ CML OUT D18 VCC POWER K04 GND GROUND B13 GND GROUND D19 SCANEN2 LVTTL IN PD K17 NC NO CONNECT B14 INA2+ CML IN D20 TMEN3 LVTTL IN PD K18 NC NO CONNECT B15 ROUTA2+ CML OUT E01 VCC POWER K19 NC NO CONNECT B16 VCC POWER K20 NC NO CONNECT B17 NC NO CONNECT E03 VCC POWER L01 NC NO CONNECT B18 NC NO CONNECT E04 VCC POWER L02 NC NO CONNECT B19 NC NO CONNECT E17 VCC POWER L03 NC NO CONNECT B20 NC NO CONNECT E18 VCC POWER L04 GND GROUND C01 TDI LVTTL IN PU E19	B10	TOUTB2+	CML OUT	D16	VCC	POWER	K02	NC	NO CONNECT
B13 GND GROUND D19 SCANEN2 LVTTL IN PD K17 NC NO CONNECT B14 INA2+ CML IN D20 TMEN3 LVTTL IN PD K18 NC NO CONNECT B15 ROUTA2+ CML OUT E01 VCC POWER K19 NC NO CONNECT B16 VCC POWER K20 NC NO CONNECT B17 NC NO CONNECT E03 VCC POWER L01 NC NO CONNECT B18 NC NO CONNECT E04 VCC POWER L02 NC NO CONNECT B19 NC NO CONNECT E17 VCC POWER L03 NC NO CONNECT B20 NC NO CONNECT E18 VCC POWER L04 GND GROUND C01 TDI LVTTL IN PU E19 VCC POWER L17 NC NO CONNECT C02 TMS LVTTL IN PU E20	B11	INA1+	CML IN	D17	NC	NO CONNECT	K03	GND	GROUND
B14 INA2+ CML IN D20 TMEN3 LVTTL IN PD K18 NC NO CONNECT B15 ROUTA2+ CML OUT E01 VCC POWER K19 NC NO CONNECT B16 VCC POWER K20 NC NO CONNECT B17 NC NO CONNECT E03 VCC POWER L01 NC NO CONNECT B18 NC NO CONNECT E04 VCC POWER L02 NC NO CONNECT B19 NC NO CONNECT E17 VCC POWER L03 NC NO CONNECT B20 NC NO CONNECT E18 VCC POWER L04 GND GROUND C01 TDI LVTTL IN PU E19 VCC POWER L17 NC NO CONNECT C02 TMS LVTTL IN PU E20 VCC POWER L18 NC NO CONNECT	B12	ROUTA1+	CML OUT	D18	VCC	POWER	K04	GND	GROUND
B15 ROUTA2+ CML OUT E01 VCC POWER K19 NC NO CONNECT B16 VCC POWER E02 VCC POWER K20 NC NO CONNECT B17 NC NO CONNECT E03 VCC POWER L01 NC NO CONNECT B18 NC NO CONNECT E04 VCC POWER L02 NC NO CONNECT B19 NC NO CONNECT E17 VCC POWER L03 NC NO CONNECT B20 NC NO CONNECT E18 VCC POWER L04 GND GROUND C01 TDI LVTTL IN PU E19 VCC POWER L17 NC NO CONNECT C02 TMS LVTTL IN PU E20 VCC POWER L18 NC NO CONNECT	B13	GND	GROUND	D19	SCANEN2	LVTTL IN PD	K17	NC	NO CONNECT
B16 VCC POWER E02 VCC POWER K20 NC NO CONNECT B17 NC NO CONNECT E03 VCC POWER L01 NC NO CONNECT B18 NC NO CONNECT E04 VCC POWER L02 NC NO CONNECT B19 NC NO CONNECT E17 VCC POWER L03 NC NO CONNECT B20 NC NO CONNECT E18 VCC POWER L04 GND GROUND C01 TDI LVTTL IN PU E19 VCC POWER L17 NC NO CONNECT C02 TMS LVTTL IN PU E20 VCC POWER L18 NC NO CONNECT	B14	INA2+	CML IN	D20	TMEN3	LVTTL IN PD	K18	NC	NO CONNECT
B17 NC NO CONNECT E03 VCC POWER L01 NC NO CONNECT B18 NC NO CONNECT E04 VCC POWER L02 NC NO CONNECT B19 NC NO CONNECT E17 VCC POWER L03 NC NO CONNECT B20 NC NO CONNECT E18 VCC POWER L04 GND GROUND C01 TDI LVTTL IN PU E19 VCC POWER L17 NC NO CONNECT C02 TMS LVTTL IN PU E20 VCC POWER L18 NC NO CONNECT	B15	ROUTA2+	CML OUT	E01	VCC	POWER	K19	NC	NO CONNECT
B18 NC NO CONNECT E04 VCC POWER L02 NC NO CONNECT B19 NC NO CONNECT E17 VCC POWER L03 NC NO CONNECT B20 NC NO CONNECT E18 VCC POWER L04 GND GROUND C01 TDI LVTTL IN PU E19 VCC POWER L17 NC NO CONNECT C02 TMS LVTTL IN PU E20 VCC POWER L18 NC NO CONNECT	B16	VCC	POWER	E02	VCC	POWER	K20	NC	NO CONNECT
B19 NC NO CONNECT E17 VCC POWER L03 NC NO CONNECT B20 NC NO CONNECT E18 VCC POWER L04 GND GROUND C01 TDI LVTTL IN PU E19 VCC POWER L17 NC NO CONNECT C02 TMS LVTTL IN PU E20 VCC POWER L18 NC NO CONNECT	B17	NC	NO CONNECT	E03	VCC	POWER	L01	NC	NO CONNECT
B20 NC NO CONNECT E18 VCC POWER L04 GND GROUND C01 TDI LVTTL IN PU E19 VCC POWER L17 NC NO CONNECT C02 TMS LVTTL IN PU E20 VCC POWER L18 NC NO CONNECT	B18	NC	NO CONNECT	E04	VCC	POWER	L02	NC	NO CONNECT
B20 NC NO CONNECT E18 VCC POWER L04 GND GROUND C01 TDI LVTTL IN PU E19 VCC POWER L17 NC NO CONNECT C02 TMS LVTTL IN PU E20 VCC POWER L18 NC NO CONNECT	B19	NC	NO CONNECT	E17	VCC	POWER	L03	NC	NO CONNECT
C01 TDI LVTTL IN PU E19 VCC POWER L17 NC NO CONNECT C02 TMS LVTTL IN PU E20 VCC POWER L18 NC NO CONNECT							L04		
C02 TMS LVTTL IN PU E20 VCC POWER L18 NC NO CONNECT									
								NC	



Table 7. Package Coordinate Signal Allocation (continued)

C04	Ball ID	Signal Name	Signal Type	Ball ID	Signal Name	Signal Type	Ball ID	Signal Name	Signal Type
C05					•				
CO6									
M03									
M04									
M17									
M18					= =				
M19									
M20									
N01									
NO2									
N03									
N04									
N17									
N18									
N19									
N20									
P01									
P02 NC NO CONNECT U18 VCC POWER W18 TRGCLKA+ PECL IN P03 NC NO CONNECT U19 BISTSTA LVTTL OUT W19 RXDA[6] LVTTL OUT P04 NC NO CONNECT U20 RXDA[0] LVTTL OUT W20 RXDA[3] LVTTL OUT P17 GND GROUND V01 TXDB[3] LVTTL IN Y01 TXDB[6] LVTTL IN P18 GND GROUND V02 TXDB[4] LVTTL IN Y01 TXDB[6] LVTTL IN P19 GND GROUND V03 TXDB[8] LVTTL IN Y02 TXCLKB LVTTL IN PD P19 GND GROUND V04 NC NO CONNECT Y04 NC NO CONNECT P20 GND GROUND V04 NC NO CONNECT Y05 VCC POWER Y05 VCC POWER R02 NC NO CONNECT V06 NC NO CONNECT									
P03 NC NO CONNECT U19 BISTSTA LVTTL OUT W19 RXDA[6] LVTTL OUT P04 NC NO CONNECT U20 RXDA[0] LVTTL OUT W20 RXDA[3] LVTTL OUT P17 GND GROUND V01 TXDB[3] LVTTL IN Y01 TXDB[6] LVTTL IN P18 GND GROUND V02 TXDB[4] LVTTL IN Y02 TXCLKB LVTTL IN PD P19 GND GROUND V03 TXDB[8] LVTTL IN Y02 TXCLKB LVTTL IN PD P19 GND GROUND V04 NC NO CONNECT Y03 NC NO CONNECT P20 GND GROUND V04 NC NO CONNECT Y04 NC NO CONNECT R01 NC NO CONNECT V05 VCC POWER Y05 VCC POWER R02 NC NO CONNECT V06 NC NO CONNECT Y07 NC NO CONNECT <									
P04 NC NO CONNECT U20 RXDA[0] LVTTL OUT W20 RXDA[3] LVTTL OUT P17 GND GROUND V01 TXDB[3] LVTTL IN Y01 TXDB[6] LVTTL IN P18 GND GROUND V02 TXDB[4] LVTTL IN Y02 TXCLKB LVTTL IN PD P19 GND GROUND V03 TXDB[8] LVTTL IN Y03 NC NO CONNECT P20 GND GROUND V04 NC NO CONNECT Y04 NC NO CONNECT R01 NC NO CONNECT V05 VCC POWER Y05 VCC POWER R02 NC NO CONNECT V06 NC NO CONNECT Y07 NC NO CONNECT Y07 NC NO CONNECT R03 NC NO CONNECT V08 GND GROUND Y08 GND GROUND R17 VCC POWER V09 NC NO CONNECT Y09									
P17 GND GROUND V01 TXDB[3] LVTTL IN Y01 TXDB[6] LVTTL IN P18 GND GROUND V02 TXDB[4] LVTTL IN Y02 TXCLKB LVTTL IN PD P19 GND GROUND V03 TXDB[8] LVTTL IN Y03 NC NO CONNECT P20 GND GROUND V04 NC NO CONNECT Y04 NC NO CONNECT R01 NC NO CONNECT V05 VCC POWER Y05 VCC POWER R02 NC NO CONNECT V06 NC NO CONNECT Y06 NC NO CONNECT R03 NC NO CONNECT V07 NC NO CONNECT Y07 NC NO CONNECT R04 NC NO CONNECT V08 GND GROUND Y08 GND GROUND R17 VCC POWER V10 GND GROUND Y10 NC NO CONNECT R18 </td <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>									
P18 GND GROUND V02 TXDB[4] LVTTL IN Y02 TXCLKB LVTTL IN PD P19 GND GROUND V03 TXDB[8] LVTTL IN Y03 NC NO CONNECT P20 GND GROUND V04 NC NO CONNECT Y04 NC NO CONNECT R01 NC NO CONNECT V05 VCC POWER Y05 VCC POWER R02 NC NO CONNECT V06 NC NO CONNECT Y06 NC NO CONNECT Y07 NC NO CONNECT Y09									
P19 GND GROUND V03 TXDB[8] LVTTL IN Y03 NC NO CONNECT P20 GND GROUND V04 NC NO CONNECT Y04 NC NO CONNECT R01 NC NO CONNECT V05 VCC POWER Y05 VCC POWER R02 NC NO CONNECT V06 NC NO CONNECT Y06 NC NO CONNECT R03 NC NO CONNECT V07 NC NO CONNECT Y07 NC NO CONNECT R04 NC NO CONNECT Y08 GND GROUND Y08 GND GROUND R17 VCC POWER V10 GND GROUND Y10 NC NO CONNECT R18 VCC POWER V11 REFCLKB+ PECL IN Y11 GND GROUND R20 VCC POWER V12 RECLKOA LVTTL OUT Y12 RXCLKA- LVTTL OUT T01									
P20 GND GROUND V04 NC NO CONNECT Y04 NC NO CONNECT R01 NC NO CONNECT V05 VCC POWER Y05 VCC POWER R02 NC NO CONNECT V06 NC NO CONNECT Y06 NC NO CONNECT R03 NC NO CONNECT V07 NC NO CONNECT Y07 NC NO CONNECT R04 NC NO CONNECT V08 GND GROUND Y08 GND GROUND R17 VCC POWER V09 NC NO CONNECT Y09 TXCLKOB LVTTL OUT R18 VCC POWER V10 GND GROUND Y10 NC NO CONNECT R19 VCC POWER V11 REFCLKB+ PECL IN Y11 GND GROUND R20 VCC POWER V12 RECLKOA LVTTL OUT Y12 RXCLKA- LVTTL OUT T01									
R01 NC NO CONNECT V05 VCC POWER Y05 VCC POWER R02 NC NO CONNECT V06 NC NO CONNECT Y06 NC NO CONNECT R03 NC NO CONNECT V07 NC NO CONNECT Y07 NC NO CONNECT R04 NC NO CONNECT V08 GND GROUND Y08 GND GROUND R17 VCC POWER V09 NC NO CONNECT Y09 TXCLKOB LVTTL OUT R18 VCC POWER V10 GND GROUND Y10 NC NO CONNECT R19 VCC POWER V11 REFCLKB+ PECL IN Y11 GND GROUND R20 VCC POWER V12 RECLKOA LVTTL OUT Y12 RXCLKA- LVTTL OUT T01 VCC POWER V13 GND GROUND Y13 GND GROUND T02 <td< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>NO CONNECT</td></td<>									NO CONNECT
R02 NC NO CONNECT V06 NC NO CONNECT Y06 NC NO CONNECT R03 NC NO CONNECT V07 NC NO CONNECT Y07 NC NO CONNECT R04 NC NO CONNECT V08 GND GROUND Y08 GND GROUND R17 VCC POWER V09 NC NO CONNECT Y09 TXCLKOB LVTTL OUT R18 VCC POWER V10 GND GROUND Y10 NC NO CONNECT R19 VCC POWER V11 REFCLKB+ PECL IN Y11 GND GROUND R20 VCC POWER V12 RECLKOA LVTTL OUT Y12 RXCLKA- LVTTL OUT T01 VCC POWER V13 GND GROUND Y13 GND GROUND T02 VCC POWER V14 GND GROUND Y14 GND GROUND T03 V	P20	GND	GROUND	V04		NO CONNECT	Y04		NO CONNECT
R03 NC NO CONNECT V07 NC NO CONNECT Y07 NC NO CONNECT R04 NC NO CONNECT V08 GND GROUND Y08 GND GROUND R17 VCC POWER V09 NC NO CONNECT Y09 TXCLKOB LVTTL OUT R18 VCC POWER V10 GND GROUND Y10 NC NO CONNECT R19 VCC POWER V11 REFCLKB+ PECL IN Y11 GND GROUND R20 VCC POWER V12 RECLKOA LVTTL OUT Y12 RXCLKA- LVTTL OUT T01 VCC POWER V13 GND GROUND Y13 GND GROUND T02 VCC POWER V14 GND GROUND Y14 GND GROUND T03 VCC POWER V15 VCC POWER Y15 VCC POWER T04 VCC	R01	NC	NO CONNECT	V05	VCC	POWER	Y05	VCC	
R04 NC NO CONNECT V08 GND GROUND Y08 GND GROUND R17 VCC POWER V09 NC NO CONNECT Y09 TXCLKOB LVTTL OUT R18 VCC POWER V10 GND GROUND Y10 NC NO CONNECT R19 VCC POWER V11 REFCLKB+ PECL IN Y11 GND GROUND R20 VCC POWER V12 RECLKOA LVTTL OUT Y12 RXCLKA- LVTTL OUT T01 VCC POWER V13 GND GROUND Y13 GND GROUND T02 VCC POWER V14 GND GROUND Y14 GND GROUND T03 VCC POWER V15 VCC POWER Y15 VCC POWER T04 VCC POWER V16 VCC POWER Y16 VCC POWER T17 VCC POWE	R02		NO CONNECT	V06		NO CONNECT	Y06	NC	NO CONNECT
R17 VCC POWER V09 NC NO CONNECT Y09 TXCLKOB LVTTL OUT R18 VCC POWER V10 GND GROUND Y10 NC NO CONNECT R19 VCC POWER V11 REFCLKB+ PECL IN Y11 GND GROUND R20 VCC POWER V12 RECLKOA LVTTL OUT Y12 RXCLKA- LVTTL OUT T01 VCC POWER V13 GND GROUND Y13 GND GROUND T02 VCC POWER V14 GND GROUND Y14 GND GROUND T03 VCC POWER V15 VCC POWER Y15 VCC POWER T04 VCC POWER V16 VCC POWER Y16 VCC POWER T17 VCC POWER V17 RXDA[9] LVTTL OUT Y18 TRGCLKA- PECL IN T19 VCC	R03	NC	NO CONNECT	V07	NC	NO CONNECT	Y07	NC	NO CONNECT
R18 VCC POWER V10 GND GROUND Y10 NC NO CONNECT R19 VCC POWER V11 REFCLKB+ PECL IN Y11 GND GROUND R20 VCC POWER V12 RECLKOA LVTTL OUT Y12 RXCLKA- LVTTL OUT T01 VCC POWER V13 GND GROUND Y13 GND GROUND T02 VCC POWER V14 GND GROUND Y14 GND GROUND T03 VCC POWER V15 VCC POWER Y15 VCC POWER T04 VCC POWER V16 VCC POWER Y16 VCC POWER T17 VCC POWER V17 RXDA[9] LVTTL OUT Y18 TRGCLKA- PECL IN T19 VCC POWER V19 RXDA[2] LVTTL OUT Y19 RXDA[8] LVTTL OUT	R04	NC	NO CONNECT	V08	GND	GROUND	Y08	GND	GROUND
R19 VCC POWER V11 REFCLKB+ PECL IN Y11 GND GROUND R20 VCC POWER V12 RECLKOA LVTTL OUT Y12 RXCLKA- LVTTL OUT T01 VCC POWER V13 GND GROUND Y13 GND GROUND T02 VCC POWER V14 GND GROUND Y14 GND GROUND T03 VCC POWER V15 VCC POWER Y15 VCC POWER T04 VCC POWER V16 VCC POWER Y16 VCC POWER T17 VCC POWER V17 RXDA[9] LVTTL OUT Y17 TXERRB LVTTL OUT T18 VCC POWER V18 RXDA[5] LVTTL OUT Y18 TRGCLKA- PECL IN T19 VCC POWER V19 RXDA[2] LVTTL OUT Y19 RXDA[8] LVTTL OUT	R17	VCC	POWER	V09	NC	NO CONNECT	Y09	TXCLKOB	LVTTL OUT
R20 VCC POWER V12 RECLKOA LVTTL OUT Y12 RXCLKA- LVTTL OUT T01 VCC POWER V13 GND GROUND Y13 GND GROUND T02 VCC POWER V14 GND GROUND Y14 GND GROUND T03 VCC POWER V15 VCC POWER Y15 VCC POWER T04 VCC POWER V16 VCC POWER Y16 VCC POWER T17 VCC POWER V17 RXDA[9] LVTTL OUT Y17 TXERRB LVTTL OUT T18 VCC POWER V18 RXDA[5] LVTTL OUT Y18 TRGCLKA- PECL IN T19 VCC POWER V19 RXDA[2] LVTTL OUT Y19 RXDA[8] LVTTL OUT	R18	VCC	POWER	V10	GND	GROUND	Y10	NC	NO CONNECT
T01 VCC POWER V13 GND GROUND Y13 GND GROUND T02 VCC POWER V14 GND GROUND Y14 GND GROUND T03 VCC POWER V15 VCC POWER Y15 VCC POWER T04 VCC POWER Y16 VCC POWER Y16 VCC POWER T17 VCC POWER V17 RXDA[9] LVTTL OUT Y17 TXERRB LVTTL OUT T18 VCC POWER V18 RXDA[5] LVTTL OUT Y18 TRGCLKA- PECL IN T19 VCC POWER V19 RXDA[2] LVTTL OUT Y19 RXDA[8] LVTTL OUT	R19	VCC	POWER	V11	REFCLKB+	PECL IN	Y11	GND	GROUND
T02 VCC POWER V14 GND GROUND Y14 GND GROUND T03 VCC POWER V15 VCC POWER Y15 VCC POWER T04 VCC POWER V16 VCC POWER Y16 VCC POWER T17 VCC POWER V17 RXDA[9] LVTTL OUT Y17 TXERRB LVTTL OUT T18 VCC POWER V18 RXDA[5] LVTTL OUT Y18 TRGCLKA- PECL IN T19 VCC POWER V19 RXDA[2] LVTTL OUT Y19 RXDA[8] LVTTL OUT	R20	VCC	POWER	V12	RECLKOA	LVTTL OUT	Y12	RXCLKA-	LVTTL OUT
T03 VCC POWER V15 VCC POWER Y15 VCC POWER T04 VCC POWER V16 VCC POWER Y16 VCC POWER T17 VCC POWER V17 RXDA[9] LVTTL OUT Y17 TXERRB LVTTL OUT T18 VCC POWER V18 RXDA[5] LVTTL OUT Y18 TRGCLKA- PECL IN T19 VCC POWER V19 RXDA[2] LVTTL OUT Y19 RXDA[8] LVTTL OUT	T01	VCC	POWER	V13	GND	GROUND	Y13	GND	GROUND
T04 VCC POWER V16 VCC POWER Y16 VCC POWER T17 VCC POWER V17 RXDA[9] LVTTL OUT Y17 TXERRB LVTTL OUT T18 VCC POWER V18 RXDA[5] LVTTL OUT Y18 TRGCLKA- PECL IN T19 VCC POWER V19 RXDA[2] LVTTL OUT Y19 RXDA[8] LVTTL OUT	T02	VCC	POWER	V14	GND	GROUND	Y14	GND	GROUND
T17 VCC POWER V17 RXDA[9] LVTTL OUT Y17 TXERRB LVTTL OUT T18 VCC POWER V18 RXDA[5] LVTTL OUT Y18 TRGCLKA- PECL IN T19 VCC POWER V19 RXDA[2] LVTTL OUT Y19 RXDA[8] LVTTL OUT	T03	VCC	POWER	V15	VCC	POWER	Y15	VCC	POWER
T18 VCC POWER V18 RXDA[5] LVTTL OUT Y18 TRGCLKA- PECL IN T19 VCC POWER V19 RXDA[2] LVTTL OUT Y19 RXDA[8] LVTTL OUT	T04	VCC	POWER	V16	VCC	POWER	Y16	VCC	POWER
T19 VCC POWER V19 RXDA[2] LVTTL OUT Y19 RXDA[8] LVTTL OUT	T17	VCC	POWER	V17	RXDA[9]	LVTTL OUT	Y17	TXERRB	LVTTL OUT
	T18	VCC	POWER	V18		LVTTL OUT	Y18	TRGCLKA-	PECL IN
	T19	VCC	POWER	V19	RXDA[2]	LVTTL OUT	Y19	RXDA[8]	LVTTL OUT
1 120 100 1011210 101051[1] 21112001 120 101051[1] 21112001	T20	VCC	POWER	V20	RXDA[1]	LVTTL OUT	Y20	RXDA[7]	LVTTL OUT
U01 TXDB[0] LVTTL IN W01 TXDB[5] LVTTL IN	U01			W01					
U02 TXDB[1] LVTTL IN W02 TXDB[7] LVTTL IN									




Ordering Information

Speed	Ordering Code	Package Name	Package Type	Operating Range
Standard	CYV15G0104TRB-BGC	BL256	256-Ball Thermally Enhanced Ball Grid Array	Commercial

Package Diagram

256-Lead L2 Ball Grid Array (27 x 27 x 1.57 mm) BL256



HOTLink is a registered trademark and HOTLink II is a trademark of Cypress Semiconductor. All product and company names mentioned in this document may be the trademarks of their respective holders.



Document History Page

Document Title: CYV15G0104TRB Independent Clock HOTLink II™ Serializer and Reclocking Deserializer Document Number: XX-XXXXX						
REV.	ECN NO.	ISSUE DATE	ORIG. OF CHANGE	DESCRIPTION OF CHANGE		
**			FRE	New Data Sheet		