agere

Quad Differential Drivers BDG1A, BDP1A, BDGLA, BPNGA, BPNPA, and BPPGA

Features

- Pin-equivalent to the general-trade 26LS31 device, with improved speed, reduced power consumption, and significantly lower levels of EMI
- Four line drivers per package
- Meets ESDI standards
- 2.0 ns maximum propagation delay
- Single 5.0 V ± 10% supply
- Operating temperature range: -40 °C to +125 °C (wider than the 41 Series)
- 400 Mbits/s maximum data rate
- Logic to convert TTL input logic levels to differential, pseudo-ECL output logic levels
- No line loading when Vcc = 0 (BDG1A, BDP1A only)
- High output driver for 50 Ω loads
- <0.2 ns output skew (typical)</p>
- On-chip 220 Ω loads available
- Third-state outputs available
- Surge-protection to ±60 V for 10 ms available (BPNGA, BPNPA, BPPGA)
- Available in four package types
- ESD performance better than the 41 Series
- Lower power requirement than the 41 Series

Description

These quad differential drivers are TTL input-topseudo-ECL-differential-output used for digital data transmission over balanced transmission lines. All devices in this family have four drivers with a single enable control in a common package. These drivers are compatible with many receivers, including the Agere Systems Inc. 41 Series receivers and transceivers. They are pin equivalent to the general-trade 26LS31, but offer increased speed, decreased power consumption, and significantly lower levels of electromagnetic interference (EMI). They replace the Agere 41 Series drivers.

The BDG1A device is the generic driver in this family and requires the user to supply external resistors on the circuit board for impedance matching.

The BDGLA is a low-power version of the BDG1A, reducing the power requirement by more than one half. The BDGLA features a 3-state output with a typical third-state level of 0.2 V.

The BDP1A is equivalent to the BDG1A but has 220 Ω termination resistors to ground on each driver output. This eliminates the need for external pull-down resistors when driving a 100 Ω impedance line.

The BPNGA and BPNPA are equivalent to the BDG1A and BDP1A, respectively, except that a lightning protection circuit has been added to the driver outputs. This circuit will absorb large transitions on the transmission lines without destroying the device.

The BPPGA combines the features of the BPNGA and BPNPA. Two of the gates have their outputs terminated to ground through 220 Ω resistors while the two remaining gates require external termination resistors.

When the BDG1A and the BDP1A devices are powered down, the output circuit appears as an open circuit relative to the power supplies; hence, they will not load the transmission line. For those circuits with termination resistors, the line will remain impedance matched when the circuit is powered down. The BPNGA, BPNPA, BPPGA, and BDGLA will load the transmission line, because of the protection circuit, when the circuit is powered down.

The packaging options that are available for these quad differential line drivers include a 16-pin DIP; a 16-pin, J-lead SOJ; a 16-pin, gull-wing SOIC; and a 16-pin, narrow-body, gull-wing SOIC.

Pin Information



Figure 1. Quad Differential Driver Logic Diagrams

Table 1. Enable Truth Table

E1	E2	Condition
0	0	Active
1	0	Active
0	1	Disabled
1	1	Active

Absolute Maximum Ratings

Stresses in excess of the absolute maximum ratings can cause permanent damage to the device. These are absolute stress ratings only. Functional operation of the device is not implied at these or any other conditions in excess of those given in the operational sections of the data sheet. Exposure to absolute maximum ratings for extended periods can adversely affect device reliability.

Parameter	Symbol	Min	Max	Unit
Power Supply Voltage	Vcc	—	6.5	V
Ambient Operating Temperature	TA	-40	125	°C
Storage Temperature	Tstg	-55	150	°C

Electrical Characteristics

For electrical characteristics over the entire temperature range, see Figures 7 through 9.

Table 2. Power Supply Current Characteristics

 $T_A = -40 \ ^{\circ}C$ to +125 $^{\circ}C$, $V_{CC} = 5 \ V \pm 0.5 \ V$.

Parameter	Symbol	Min	Тур	Max	Unit
Power Supply Current (Vcc = 5.5 V):					
All Outputs Disabled:					
BDG1A*, BPNGA*	lcc	—	45	65	mA
BDP1A [†] , BPNPA [†]	lcc	—	120	160	mA
BDGLA*	lcc	—	35	55	mA
BPPGA* [†]	lcc		85	115	mA
All Outputs Enabled:					
BDG1A*, BPNGA*	lcc		25	40	mA
BDP1A [†] , BPNPA [†]	lcc	—	150	200	mA
BDGLA*	lcc		14	20	mA
BPPGA* [†]	lcc		90	115	mA

* Measured with no load (BPPGA has no load on drivers C and D).

† The additional power dissipation is the result of integrating the termination resistors into the device. Icc is measured with a 100 Ω resistor across the driver outputs (BPPGA has terminating resistors on drivers A and B).

Third State

These drivers produce pseudo-ECL levels, and the third-state mode is different than the conventional TTL devices. When a driver is placed in the third state, the bases of the output transistors are pulled low, bringing the outputs below the active-low levels. This voltage is typically 2 V for most drivers. In the bidirectional bus application, the driver of one device, which is in its third state, may be back driven by another driver on the bus whose voltage in the low state is lower than the third-stated device. This could come about due to differences in the drivers' independent power supplies. In this case, the device in the third state will control the line, thus clamping the line and reducing the signal swing. If the difference voltage between the independent power supplies and the drivers is small, then this consideration can be ignored. In the typical case, the difference voltage can be as much as 1 V without significantly affecting the amplitude of the driving signal.

Electrical Characteristics (continued)

Table 3. Voltage and Current Characteristics

For the variation in VOH and VOL over the temperature range, see Figures 7 and 8.

 $T_A = -40 \text{ °C to } +125 \text{ °C.*}$

Parameter	Symbol	Min	Тур	Max	Unit
Output Voltages:					
Low*	Vol	Vон – 1.4	Vон – 1.1	Vон – 0.65	V
High*:					
BDG1A, BDP1A, BPNGA, BPNPA, BPPGA	Vон	Vcc-1.8	Vcc-1	Vcc-0.8	V
BDGLA	Vон	Vcc - 2.5	Vcc-2	Vcc-1.6	V
Differential Voltage (VOH – VOL)	Vdiff	0.65	1.1	1.4	V
Output Voltages (TA = 0 °C to 85 °C):					
Low*	Vol	Vон – 1.4	Vон – 1.1	Vон – 0.8	V
High*:					
BDG1A, BDP1A, BPNGA, BPNPA, BPPGA	Vон	Vcc - 1.5	Vcc-1	Vcc-0.8	V
BDGLA	Vон	Vcc - 2.5	Vcc-2	Vcc-1.6	V
Differential Voltage (VoH – Vo∟)	Vdiff	0.8	1.1	1.4	V
Third State, $I_{OH} = -1.0 \text{ mA}$, $V_{CC} = 4.5 \text{ V}$:					
BDG1A, BDP1A, BPNGA, BPNPA, BPPGA	Voz	—	Vol – 0.5	Vol – 0.2	V
BDGLA	Voz	—	0.2	0.5	V
Input Voltages:					
Low, Vcc = 5.5 V:					
Data Input	Vı∟†	—	—	0.8	V
Enable Input	Vı∟†	—	—	0.7	V
High, $Vcc = 4.5 V$	Vін	2.0	—	—	V
Clamp, Vcc = 4.5 V, II = -5.0 mA	Viк	—	—	-1.0	V
Short-circuit Output Current, Vcc = 5.5 V	los‡	-100	_	—	mA
Input Currents, Vcc = 5.5 V:					
Low, $VI = 0.4 V$	lı∟	—	—	-400	μA
High, $V_1 = 2.7 V$	Ін	—	—	20	μΑ
Reverse, VI = 5.5 V	Ін	—	—	100	μA
Output Resistors:					
BDP1A, BPNPA, BPPGA [§]	Ro	—	220	—	Ω

* Values are with terminations as per Figure 4 or equivalent.

† The input levels and difference voltage provide zero noise immunity and should be tested only in a static, noise-free environment.

‡ Test must be performed one lead at a time to prevent damage to the device.

 $\$ See Figure 1 for BPPGA terminations.

Timing Characteristics

Table 4. Timing Characteristics (See Figures 2 and 3.)

For tP1 and tP2 propagation delays over the temperature range, see Figure 9.

Propagation delay test circuit connected to output (see Figure 6).

TA = -40 °C to +125 °C, Vcc = 5 V \pm 0.5 V.

Parameter	Symbol	Min	Тур	Max	Unit
Propagation Delay:					
Input High to Output [†]	tP1*	0.8	1.2	2.0	ns
Input Low to Output [†]	tP2*	0.8	1.2	2.0	ns
Capacitive Delay	Δt_P	—	0.02	0.03	ns/pF
Disable Time (either E1 or E2):					
High-to-high Impedance	tрнz	4	8	12	ns
Low-to-high Impedance	t PLZ	4	8	12	ns
Enable Time (either E1 or E2):					
High Impedance to High	tрzн	4	8	12	ns
High Impedance to Low	tPZL	4	8	12	ns
Output Skew, tp1 – tp2	tskew1	—	0.1	0.3	ns
tphh – tphl , tplh — tpll	tskew2	—	0.2	0.5	ns
Difference Between Drivers	$\Delta {f t}$ skew	—	—	0.3	ns
Rise Time (20%—80%)	tt∟H	—	0.7	2	ns
Fall Time (80%—20%)	ttHL	—	0.7	2	ns

* tP1 and tP2 are measured from the 1.5 V point of the input to the crossover point of the outputs (see Figure 2).

 \dagger CL = 5 pF. Capacitor is connected from each output to ground.

Timing Characteristics (continued)



Figure 2. Driver Propagation-Delay Timing



* E2 = 1 while E1 changes state.

† E1 = 0 while E2 changes state.

Note: In the third state, both outputs (i.e., OUTPUT and OUTPUT) are 0.2 V below the low state.

Figure 3. Driver Enable and Disable Timing for a High Input

Test Conditions

Parametric values specified under the Electrical Characteristics and Timing Characteristics sections for the data transmission driver devices are measured with the following output load circuits.



BDG1A, BPNGA, BDGLA, BPPGA (Gates A & B)







12-2271.bC



Note: Surges can be applied simultaneously, but never in opposite polarities.



Output Characteristics

Figure 6 illustrates typical driver output characteristics. Included are load lines for two typical termination configurations.



A. Output Current vs. Output Voltage for Loads Shown in C and D (BDG1A, BDP1A, BPNGA, BPNPA, and BPPGA)



B. Output Current vs. Output Voltage for Loads Shown in C and D (BDGLA)









Figure 6. Driver Output Current vs. Voltage Characteristics

P1A, BPNPA, BPPGA (G



12-2270F

12-2271F

Temperature Characteristics



Figure 7. VoL and VoH Extremes vs. Temperature for 100 Ω Load



Figure 8. Differential Voltage (VoH – VoL) vs. Temperature for 100 Ω Load



Figure 9. Min and Max for tP1 and tP2 Propagation Delays vs. Temperature

Handling Precautions

CAUTION: This device is susceptible to damage as a result of electrostatic discharge. Take proper precautions during both handling and testing. Follow guidelines such as JEDEC Publication No. 108-A (Dec. 1988).

When handling and mounting line driver products, proper precautions should be taken to avoid exposure to electrostatic discharge (ESD). The user should adhere to the following basic rules for ESD control:

- 1. Assume that all electronic components are sensitive to ESD damage.
- 2. Never touch a sensitive component unless properly grounded.
- 3. Never transport, store, or handle sensitive components except in a static-safe environment.

ESD Failure Models

Agere employs two models for ESD events that can cause device damage or failure.

- 1. A human-body model (HBM) that is used by most of the industry for ESD-susceptibility testing and protection-design evaluation. ESD voltage thresholds are dependent on the critical parameters used to define the model. A standard HBM (resistance = 1500Ω , capacitance = 100 pF) is widely used and, therefore, can be used for comparison purposes.
- 2. A charged-device model (CDM), which many believe is the better simulator of electronics manufacturing exposure.

Tables 5 and 6 illustrate the role these two models play in the overall prevention of ESD damage. HBM ESD testing is intended to simulate an ESD event from a charged person. The CDM ESD testing simulates charging and discharging events that occur in production equipment and processes, e.g., an integrated circuit sliding down a shipping tube. The HBM ESD threshold voltage presented here was obtained by using these circuit parameters.

Table 5. Typical ESD Thresholds for DataTransmission Drivers

Device	HBM Threshold	CDM Threshold
BDG1A, BDGLA	>2500	>1000
BDP1A	>2500	>2000
BPPGA, BPNGA, BPNPA	>3000	>2000

Table 6. ESD Damage Protection

	ESD Threa	at Controls			
	Personnel Processes				
Control	Wrist straps ESD shoes Antistatic flooring	Static-dissipative materials Air ionization			
Model	Human-body model (HBM)	Charged-device model (CDM)			

Latch-Up

Latch-up evaluation has been performed on the data transmission drivers. Latch-up testing determines if powersupply current exceeds the specified maximum due to the application of a stress to the device under test. A device is considered susceptible to latch-up if the power supply current exceeds the maximum level and remains at that level after the stress is removed.

Agere performs latch-up testing per an internal test method that is consistent with JEDEC Standard No. 17 (previously JC-40.2) "CMOS Latch-Up Standardized Test Procedure."

Latch-up evaluation involves three separate stresses to evaluate latch-up susceptibility levels:

- 1. dc current stressing of input and output pins.
- 2. Power supply slew rate.
- 3. Power supply overvoltage.

Table 7. Latch-Up Test Criteria and Test Results

		dc Current Stress of I/O Pins	Power Supply Slew Rate	Power Supply Overvoltage
Data Transmission Driver ICs	Minimum Criteria	≥150 mA	≤1 µs	≥1.75 × Vmax
	Test Results	≥250 mA	≤100 ns	\geq 2.25 × Vmax

Based on the results in Table 6, the data transmission drivers pass the Agere latch-up testing requirements and are considered not susceptible to latch-up.

Outline Diagrams

16-Pin DIP

Dimensions are in millimeters.



5-4410r.2 (C)

	Number of	Package Dimensions			
Package Description	Pins (N)	Maximum Length (L)	Maximum Width Without Leads (B)	Maximum Width Including Leads (W) (H)	
PDIP3 (Plastic Dual-In-Line Package)	16	20.57	6.48	7.87	5.08

Note: The dimensions in this outline diagram are intended for informational purposes only. For detailed schematics to assist your design efforts, please contact your Agere Sales Representative.

Outline Diagrams (continued)

16-Pin SOIC (SONB/SOG)

Dimensions are in millimeters.



5-4414r.3 (C)

	Number of	Package Dimensions				
Package Description	Pins (N)	Maximum Length (L)	Maximum Width Without Leads (B)	Maximum Width Including Leads (W)	Maximum Height Above Board (H)	
SONB (Small- Outline, Narrow Body)	16	10.11	4.01	6.17	1.73	
SOG (Small- Outline, Gull- Wing)	16	10.49	7.62	10.64	2.67	

Note: The dimensions in this outline diagram are intended for informational purposes only. For detailed schematics to assist your design efforts, please contact your Agere Sales Representative.

Outline Diagrams (continued)

16-Pin SOIC (SOJ)

Dimensions are in millimeters.



5-4413r.3 (C)

	Number of		Package D	imensions	
Package Description	Pins (N)	Maximum Length (L)	Maximum Width Without Leads (B)	Maximum Width Including Leads (W)	Maximum Height Above Board (H)
SOJ (Small- Outline, J-Lead)	16	10.41	7.62	8.81	3.18

Note: The dimensions in this outline diagram are intended for informational purposes only. For detailed schematics to assist your design efforts, please contact your Agere Sales Representative.

Power Dissipation

System designers incorporating Agere data transmission drivers in their applications should be aware of package and thermal information associated with these components.

Proper thermal management is essential to the longterm reliability of any plastic encapsulated integrated circuit. Thermal management is especially important for surface-mount devices, given the increasing circuit pack density and resulting higher thermal density. A key aspect of thermal management involves the junction temperature (silicon temperature) of the integrated circuit.

Several factors contribute to the resulting junction temperature of an integrated circuit:

- Ambient use temperature
- Device power dissipation
- Component placement on the board
- Thermal properties of the board
- Thermal impedance of the package

Thermal impedance of the package is referred to as Θ_{ja} and is measured in °C rise in junction temperature per watt of power dissipation. Thermal impedance is also a function of airflow present in system application.

The following equation can be used to estimate the junction temperature of any device:

 $T_j = T_A + P_D \Theta_{ja}$

where:

T_j is device junction temperature (°C).

TA is ambient temperature (°C).

PD is power dissipation (W).

 $\Theta_{ja} \, \text{is package thermal impedance (junction to ambient_°C/W).}$

The power dissipation estimate is derived from two factors:

- Internal device power
- Power associated with output terminations

Multiplying Icc times Vcc provides an estimate of internal power dissipation. The power dissipated in the output is a function of the:

- Termination scheme on the outputs
- Termination resistors
- Duty cycle of the output

Package thermal impedance depends on:

- Airflow
- Package type (e.g., DIP, SOIC, SOIC/NB)

The junction temperature can be calculated using the previous equation, after power dissipation levels and package thermal impedances are known.

Figure 10 illustrates the thermal impedance estimates for the various package types as a function of airflow. This figure shows that package thermal impedance is higher for the narrow-body SOIC package. Particular attention should, therefore, be paid to the thermal management issues when using this package type.

In general, system designers should attempt to maintain junction temperature below 125 °C. The following factors should be used to determine if specific data transmission drivers in particular package types meet the system reliability objectives:

- System ambient temperature
- Power dissipation
- Package type
- Airflow



12-2753F

Figure 10. Power Dissipation

Ordering Information

Part Number	Intern.	Surge	Package Type	Comcode	Former	Former
BDG1A16E	None	No.	16-pin Plastic SO I	10701/186	10/1	
BDG1A16E-TP	None	No	Tapa & Real SO I	107914100	1041	
BDG1A10E-TK	None	No	16-pip Plastic SOLC	107914194	11/1	
BDG1A16G-TR	None	No	Tana & Real SOIC	107914100	1141	
BDG1A16NB	None	No	Plastic SOIC/NB	107914170	12/1	
BDG1A16NB-TR	None	No	Tane & Reel SOIC/NB	107914202	1241	
BDG1A16P	None	No	16-pin Plastic DIP	107914210	1241	
	220.0	No	16 pin, Plastic SO I	107914004	10/1	
	220 52	No	Tapa & Paol SO I	107914293	1041	
BDP1A16C	220 52	No	16 pip. Plactic SOL	107914301	1041	
BDP1A16C TP	220 52	No	Topo & Pool SOIC	107914319	1141	
	220 52	No	16 pip. Plootio DIP	107914327	1141	
	Nono	No	16 pin, Flastic DIF	107914333	41	
	None	No.	Topo & Dool SOJ	107914220	1041	MGL3
BDGLA16E-TR	None	NO No	16 pip. Pleatia SOL	107914236	1041	MGL3
BDGLA16G	None	INO No	To-pin, Plastic SOIC	107914244	1141	MGL3
BDGLA16G-TR	None	INO Nia	Tape & Reel SUIC	107914251	1141	MGL3
BDGLA16NB	None	INO	Plastic SOIC/NB	107914269	1241	MGL3
BDGLA16NB-TR	None	NO	Tape & Reel SOIC/NB	107914277	1241	MGL3
BDGLA16P	None	NO	16-pin, Plastic DIP	107914285	41	MGL3
BPNGA16E	None	Yes	16-pin, Plastic SOJ	107914343	1041	NG
BPNGA16E-TR	None	Yes	Tape & Reel SOJ	107914350	1041	NG
BPNGA16G	None	Yes	16-pin, Plastic SOIC	107914368	1141	NG
BPNGA16G-TR	None	Yes	Tape & Reel SOIC	107914376	1141	NG
BPNGA16NB	None	Yes	Plastic SOIC/NB	107914384	1241	NG
BPNGA16NB-TR	None	Yes	Tape & Reel SOIC/NB	107914392	1241	NG
BPNGA16P	None	Yes	16-pin, Plastic DIP	107914400	41	NG
BPNPA16E	220 Ω	Yes	16-pin, Plastic SOJ	107914418	1041	NP
BPNPA16E-TR	220 Ω	Yes	Tape & Reel SOJ	107914426	1041	NP
BPNPA16G	220 Ω	Yes	16-pin, Plastic SOIC	107914434	1141	NP
BPNPA16G-TR	220 Ω	Yes	Tape & Reel SOIC	107914442	1141	NP
BPNPA16P	220 Ω	Yes	16-pin, Plastic DIP	107949745	41	NP
BPPGA16E	220 Ω	Yes	16-pin, Plastic SOJ	107949752	1041	PG
BPPGA16E-TR	220 Ω	Yes	Tape & Reel SOJ	107949760	1041	PG
BPPGA16G	220 Ω	Yes	16-pin, Plastic SOIC	107949778	1141	PG
BPPGA16G-TR	220 Ω	Yes	Tape & Reel SOIC	107949786	1141	PG
BPPGA16P	220 Ω	Yes	16-pin, Plastic DIP	107949794	41	PG

Notes

 For additional information, contact your Agere Systems Account Manager or the following:

 INTERNET:
 http://www.agere.com

 E-MAIL:
 docmaster@agere.com

 N. AMERICA:
 Agere Systems Inc., 555 Union Boulevard, Room 30L-15P-BA, Allentown, PA 18109-3286

 1-800-372-2447, FAX 610-712-4106 (In CANADA: 1-800-532-2448, FAX 610-712-4106)

 ASIA:
 Agere Systems Hong Kong Ltd., Suites 3201 & 3210-12, 32/F, Tower 2, The Gateway, Harbour City, Kowloon

 Tel. (852) 3129-2000, FAX (852) 3129-2020

 CHINA: (86) 21-5047-1212 (Shanghai), (86) 10-6522-5566 (Beijing), (86) 755-695-7224 (Shenzhen)

 JAPAN: (81) 3-5421-1600 (Tokyo), KOREA: (82) 2-767-1850 (Seoul), SINGAPORE: (65) 778-8833, TAIWAN: (886) 2-2725-5858 (Taipei)

 EUROPE:
 Tel. (44) 7000 624624, FAX (44) 1344 488 045

Agere Systems Inc. reserves the right to make changes to the product(s) or information contained herein without notice. No liability is assumed as a result of their use or application.

Copyright © 2002 Agere Systems Inc. All Rights Reserved

