

GENERAL DESCRIPTION

EM73P361A is an advanced single chip CMOS 4-bit one-time programming (OTP) micro-controller. It contains 3K-byte OTP ROM, 52-nibble RAM, 4-bit ALU, 13-level subroutine nesting, 22-stage time base, two 12-bit timer/ counters for the kernel function. EM73P361A also contains 5 interrupt sources, 1 input port, 4 bidirection I/O ports, built-in watch-dog-timer counter, tone generator and LCD driver (27x3 to 13x3).

Except low-power consumption and high speed, EM73P361A also have a sleep mode operation for power saving.

FEATURES

 Operation voltage : 2.4V to 3.6V(clock frequency : 32K Hz).

 Clock source : Single clock system for crystal, connect a external resistor or external clock

source available by mask option.

: 109 powerful instructions. Instruction set

: 122µs for 32K Hz. • Instruction cycle time • OTP ROM capacity : 3072 x 8 bits. · RAM capacity : 52 x 4 bits.

• Input port : 1 port (P0)(Pull-up and pull-down resistor with wakeup function available by

mask option).

 Bidirection port : 4 ports (P4, P5, P6, P7) are available by mask option. (each I/O pin is push-pull

> and open-drain available by mask option) P4.0 is high current pin (P4.0 and TONE available by mask option). P4.2~P4.3, P5, P6 and P7 are shared with

SEG26-SEG13 by mask option.

: Two 12-bit timer/counters are programmable for timer mode. • 12-bit timer/counter

• Low voltage reset (LVR): Reset at 2.2V, and reset release at 2.4V.

: There is a built-in tone generator. · Tone generator

• Built-in time base counter: 22 stages. : Up to 13 levels. • Subroutine nesting

: External 2 External interrupt (INT0, INT1). Interrupt

Internal 2 Timer overflow interrupts.

1 Time base interrupt.

: 27 X 3 to 13 X 3 dots available by mask option. Capacitor divider and resistor · LCD driver

divider are available by mask option.1/3, 1/2 and static three kinds of duty (1/2

bias) selectable. The programming method of LCD driver is I/O mapping.

• Built-in watch-dog-timer: The WDT is enabled or disabled by mask option.

• Power saving function : Sleep mode and Hold mode.

· Package type : EM73P361AH Chip form 47 pins.


> 100 pins. EM73P361AAO **OFP**

APPLICATIONS

EM73P361A is suitable for application in family appliance, consumer products, hand held games and the toy controller.




PIN CONFIGURATIONS





FUNCTION BLOCK DIAGRAM





PIN DESCRIPTIONS

Symbol	Pin-type	Function
V _{DD}		Power supply (+)
		In programming OTP mode:
		Power supply (+)
VSS		Power supply (-)
		In programming OTP mode:
		Power supply (-)
RESET	RESET-A	System reset input signal, low active
		Internal pull-up
		In programming OTP mode:
		Reset input pin, low active
XIN	OSC-A/OSC-F	Crystal/external resistor or external clock source connecting pin
XOUT	OSC-A/OSC-F	Crystal/external resistor connecting pin
P0.0(INT1)/WAKEUP0,	INPUT-J	2-bit input port with external interrupt sources input and Sleep/Hold
P0.2(INT0)/WAKEUP2		releasing function
		mask option: wakeup enable, pull-up
		wakeup enable, none
		wakeup disable, pull-up
		wakeup disable, none
		wakeup disable, pull-down
		In programming OTP mode:
		P0.0/ACLK: address counter clock for programming OTP
DO 1/11/4/20101	TANDLIE II	P0.2/OE: data output enable for programming OTP
P0.1/WAKEUPI,	INPUT-H	2-bit input port with Sleep/Hold releasing function
P0.3/WAKEUP3		mask option: wakeup enable, pull-up
		wakeup enable, none
		wakeup disable, pull-up
		wakeup disable, pull-down wakeup disable, none
		In programming OTP mode:
		P0.1/PGM: program data to OTP for programming OTP
		P0.3/DCLK: data in/out clock signal for programming OTP
P4.0/TONE	I/O-O	1-bit bidirection I/O pin or inverse tone generator output
,		mask option: TONE enable, push-pull, high current PMOS
		TONE disable, open-drain
		TONE disable, push-pull, high current PMOS
		TONE disable, push-pull, low current PMOS
		In programming OTP mode:
		P4.0/DIN : data input for programming OTP
		1 4.0/DIT . data input for programming OTF



Symbol	Pin-type	Function		
P4.1/WDT	I/O-D	1-bit bidirection I/O pin with watch-dog-timer output mask option: open-drain		
		push-pull		
		In programming OTP mode:		
		P4.1/DOUT: data output for programming OTP		
P4(23)/SEG(2625)	I/O-P	4-bit bidirection I/O ports are shared with LCD segment pins		
P5(03)/SEG(2421)		mask option: segment enable, open-drain		
P6(03)/SEG(2017)		segment disable, push-pull		
P7(03)/SEG(1613)		segment disable, open-drain		
TONE		Built-in tone generator output		
VA, VB, VEE		Connect the capacitors for LCD bias voltage		
COM0~COM2		LCD common output pins		
SEG0~SEG12		LCD segment output pins		
TEST		Internal pull down		
VPP		Connect to VDD		
		In programming OTP mode:		
		High voltage power source for programming OTP		

FUNCTION DESCRIPTIONS

PROGRAM ROM (3K X 8 bits)

3 K x 8 bits program ROM contains user's program and some fixed data.

The basic structure of program ROM can be divided into 4 parts.

- 1. Address 000h: Reset start address.
- 2. Address 002h 00Ch: 4 kinds of interrupt service routine entry addresses .
- 3. Address 00Eh-086h : SCALL subroutine entry address, only available at 00Eh,016h,01Eh,026h, 02Eh, 036h, 03Eh, 046h, 04Eh, 056h, 05Eh, 066h, 06Eh, 076h,07Eh, 086h .
- 4. Address 000h 7FFh : LCALL subroutine entry address
- 5. Address 000h BFFh: Except used as above function, the other region can be used as user's program region.

address	s 3072 x 8 bits
000h	Reset start address
002h	INTO; External interrupt service toutine entry address
004h	
006h	TRGA; Timer/counter A interrupt service routine entry address
008h	TRGB; Timer/counter B interrupt service routine entry address
00Ah	TBI; Time base interrupt service routine entry address
00Ch	INT1; External interrupt service routine entry address
00Eh	CCALL subscribe cell enters oddress
086h	SCALL, subroutine call entry address
:	
BFFh	



User's program and fixed data are stored in the program ROM. User's program is according the PC value to send next executed instruction code. Fixed data can be read out by table-look-up instruction.

Table-look-up instruction is depended on the Data Pointer (DP) to indicate to ROM address, then to get the ROM code data.

 $\begin{tabular}{llll} LDAX & Acc \leftarrow ROM[DP]_L \\ LDAXI & Acc \leftarrow ROM[DP]_H,DP+1 \\ \end{tabular}$


DP is a 12-bit data register which can store the program ROM address to be the pointer for the ROM code data. First, user load ROM address into DP by instruction "STADPL, STADPM, STADPH", then user can get the lower nibble of ROM code data by instruction "LDAX" and higher nibble by instruction "LDAXI".

PROGRAM EXAMPLE: Read out the ROM code of address 777h by table-look-up instruction.

```
LDIA #07h;
             ; [DP]_r \leftarrow 07h
STADPL
             ; [DP]_{M} \leftarrow 07h
STADPM
STADPH
              ; [DP]_{H} \leftarrow 07h, Load DP=777h
LDL #00h;
LDH #03h;
LDAX
              ; ACC \leftarrow 6h
STAMI
              ; RAM[30] \leftarrow 6h
LDAXI
              ; ACC \leftarrow 5h
STAM
              ; RAM[31] \leftarrow 5h
ORG 777h
DATA 56h;
```

DATA RAM (52-nibble)

There is total 52 - nibble data RAM from address 00 to 33h Data RAM includes 3 parts: zero page region, stacks and data area.



ZERO- PAGE:

From 00h to 0Fh is the location of zero-page. It is used as the pointer in zero -page addressing mode for the instruction of "STD #k,y; ADD #k,y; CLR y,b; CMP k,y".

PROGRAM EXAMPLE: To wirte immediate data "07h" to address "03h" of RAM and to clear bit 2 of RAM. STD #07h, 03h; RAM[03] \leftarrow 07h CLR 0Eh,2; RAM[0Eh]₂ \leftarrow 0

STACK:

There are 13 - level (maximum) stack for user using for subroutine (including interrupt and CALL). User can assign any level be the starting stack by giving the level number to stack pointer (SP).



When user using any instruction of CALL or subroutine, before entry the subroutine, the previous PC address will be saved into stack until return from those subroutines, the PC value will be restored by the data saved in stack.

DATA AREA:

Except the special area used by user, the whole RAM can be used as data area for storing and loading general data.

ADDRESSING MODE

(1) Indirect addressing mode:

Indirect addressing mode indicates the RAM address by specified HL register.

For example: LDAM; $Acc \leftarrow RAM[HL]$ STAM; $RAM[HL] \leftarrow Acc$

(2) Direct addressing mode:

Direct addressing mode indicates the RAM address by immediate data.

For example: LDA x ; Acc \leftarrow RAM[x] STA x ; RAM[x] \leftarrow Acc

(3) Zero-page addressing mode

For zero-page region, user can using direct addressing to write or do any arithematic, comparsion or bit manupulated operation directly.

For example: STD #k,y; RAM[y] \leftarrow #k

ADD #k,y; RAM[y] \leftarrow RAM[y] + #k

PROGRAM COUNTER (3K ROM)

Program counter (PC) is composed by a 12-bit counter, which indicates the next executed address for the instruction of program ROM.

For a 3K - byte size ROM, PC can indicate address form 000h - BFFh, for BRANCH and CALL instrcutions, PC is changed by instruction indicating.


(1) Branch instruction:

SBR a

Object code: 00aa aaaa

Condition: SF=1; PC \leftarrow PC _{11-6 a} (branch condition satisified)

SF=0; PC \leftarrow PC +1(branch condition not satisified)



LBR a

Object code: 1100 aaaa aaaa aaaa

Condition: SF=1; PC \leftarrow a (branch condition satisified)



SF=0; PC
$$\leftarrow$$
 PC + 2 (branch condition not satisified)

PC Original PC value + 2

(2) Subroutine instruction:

SCALL a

Object code: 1110 nnnn

Condition: PC \leftarrow a; a=8n+6; n=1..15; a=86h, n=0

LCALL a

Object code: 0100 0aaa aaaa aaaa

Condition: $PC \leftarrow a$

RET

Object code: 0100 1111

Condition: $PC \leftarrow STACK[SP]$; SP + 1

RT I

Object code: 0100 1101

Condition : FLAG. PC \leftarrow STACK[SP]; EI \leftarrow 1; SP + 1

(3) Interrupt acceptance operation:

When an interrupt is accepted, the original PC is pushed into stack and interrupt vector will be loaded into PC, The interrupt vectors are as following:

INTO (External interrupt from P0.2)

TRGA (Timer A overflow interrupt)

TRGB (Time B overflow interrupt)

TBI (Time base interrupt)

DC	Λ	Λ			Λ	Λ	Λ	Λ	1	Λ	1	
rC	U	U	U	U	U	U	U	U	1	U	1	U



INT1 (External interrupt from P0.0)

(4) Reset operation:

(5) Other operations:

For 1-byte instruction execution: PC + 1For 2-byte instruction execution: PC + 2

ACCUMULATOR

Accumulator is a 4-bit data register for temporary data . For the arithematic, logic and comparative opertion ..., ACC plays a role which holds the source data and result .

FLAGS

There are four kinds of flag, CF (Carry flag), ZF (Zero flag), SF (Status flag) and GF (General flag), these 4 1-bit flags are affected by the arithematic, logic and comparative operation . All flags will be put into stack when an interrupt subroutine is served, and the flags will be restored after RTI instruction executed .

(1) Carry Flag (CF)

The carry flag is affected by following operation:

- a. Addition: CF as a carry out indicator, when the addition operation has a carry-out, CF will be "1", in another word, if the operation has no carry-out, CF will be "0".
- b. Subtraction: CF as a borrow-in indicator, when the subtraction operation must has a borrow, in the CF will be "0", in another word, if no borrow-in, CF will be "1".
- c. Comparision: CF is as a borrow-in indicator for Comparision operation as the same as subtraction operation.
- d. Rotation: CF shifts into the empty bit of accumulator for the rotation and holds the shift out data after rotation.
- e. CF test instruction: For TFCFC instruction, the content of CF sends into SF then clear itself "0". For TTSFC instruction, the content of CF sends into SF then set itself "1".

(2) Zero Flag (ZF)

ZF is affected by the result of ALU, if the ALU operation generate a "0" result, the ZF will be "1", otherwise, the ZF will be "0".

(3) Status Flag (SF)

The SF is affected by instruction operation and system status.



- a. SF is initiated to "1" for reset condition.
- b. Branch instruction is decided by SF, when SF=1, branch condition will be satisified, otherwise, branch condition will not be satisified by SF=0.

(4) General Flag (GF)

GF is a one bit general purpose register which can be set, clear, test by instruction SGF, CGF and TGS. PROGRAM EXAMPLE:

Check following arithematic operation for CF, ZF, SF


	CF	ZF	SF
LDIA #00h;	-	1	1
LDIA #03h;	-	0	1
ADDA #05h;	-	0	1
ADDA #0Dh;	-	0	0
ADDA #0Eh;	-	0	0

ALU

The arithematic operation of 4 - bit data is performed in ALU unit. There are 2 flags can be affected by the result of ALU operation, ZF and SF. The operation of ALU can be affected by CF only.

ALU STRUCTURE

ALU supported user arithematic operation function, including: addition, subtraction and rotaion.



ALU FUNCTION

(1) Addition:

For instruction ADDAM, ADCAM, ADDM #k, ADD #k,y ALU supports addition function. The addition operation can affect CF and ZF. For addition operation, if the result is "0", ZF will be "1", otherwise, not equal "0", ZF will be "0", When the addition operation has a carry-out. CF will be "1", otherwise, CF will be "0".

EXAMPLE:

Operation	Carry	Zero
3+4=7	0	0
7+F=6	1	0
0+0=0	0	1
8+8=0	1	1

(2) Subtraction:

For instruction SUBM #k, SUBA #k, SBCAM, DECM... ALU supports user subtraction function . The subtraction operation can affect CF and ZF, For subtraction operation, if the result is negative, CF will




be "0", it means a borrow out, otherwise, if the result is positive, CF will be "1". For ZF, if the result of subtraction operation is "0", the ZF will be "1", otherwise, ZF will be "1". **EXAMPLE:**

Operation	Carry	Zero
8-4=4	1	0
7-F=-8(1000)	0	0
9-9=0	1	1


(3) Rotation:

There are two kinds of rotation operation, one is rotation left, the other is rotation right.

RLCA instruction rotates Acc value to left, shift the CF value into the LSB bit of Acc and the shift out data will be hold in CF.



RRCA instruction operation rotates Acc value to right, shift the CF value into the MSB bit of Acc and the shift out data will be hold in CF.



PROGRAM EXAMPLE: To rotate Acc right and shift a "1" into the MSB bit of Acc.

TTCFS; $CF \leftarrow 1$

RRCA; rotate Acc right and shift CF=1 into MSB.

HL REGISTER

HL register are two 4-bit registers, they are used as a pair of pointer for the address of RAM memory and also 2 independent temporary 4-bit data registers. For some instruction, L register can be a pointer to indicate the pin number (Port4, Port6, Port7).

HL REGISTER STRUCTURE

HL REGISTER FUNCTION

(1) For instruction: LDL #k, LDH #k, THA, THL, INCL, DECL, EXAL, EXAH, HL register used as a temporary register.

PROGRAM EXAMPLE: Load immediate data "5h" into L register, "Dh" into H register. LDL #05h:

LDH #0Dh:

(2) For instruction LDAM, STAM, STAMI .., HL register used as a pointer for the address of RAM memory.



PROGRAM EXAMPLE: Store immediate data #Ah into RAM of address 35h.

LDL #5h; LDH #3h;

STDMI #0Ah; RAM[35] \leftarrow Ah

(3) For instruction: SELP, CLPL, TFPL, L regieter be a pointer to indicate the bit of I/O port.

When LR = 0 - 1, indicate P4.0 - P4.1.

PROGRAM EXAMPLE: To set bit 1 of Port4 to "1"

LDL #01h; SEPL; P4.1 \leftarrow 1

STACK POINTER (SP)

Stack pointer is a 4-bit register which stores the present stack level number.

Before using stack, user must set the SP value first, CPU will not initiate the SP value after reset condition . When a new subroutine is accepted, the SP will be decreased one automatically, in another word, if returning from a subroutine, the SP will be increased one .

The data transfer between ACC and SP is by instruction of "LDASP" and "STASP".

DATA POINTER (DP)

Data pointer is a 12-bit register which stores the address of ROM can indicate the ROM code data specified by user (refer to data ROM).


CLOCK AND TIMING GENERATOR

The clock generator is supported by a single clock system, the clock source comes from crystal (resonator) or RC oscillation, the working frequency range is 32 KHz to 100 KHz depending on the working voltage.


CLOCK AND TIMING GENERATOR STRUCTURE

The clock generator connects outside components (crystal or resonator by XIN and XOUT pin for crystal osc type, capacitor for RC osc type, these two type is decided by mask option) the clock generator generates a basic system clock "fc".

When CPU sleeping, the clock generator will be stoped until the sleep condition released. The system clock control generates 4 basic phase signals (S1, S2, S3, S4) and system clock.







CLOCK AND TIMING GENERATOR FUNCTION

The frequency of fc is the oscillation frequency for XIN, XOUT by crystal (resonator) or by RC osc. When CPU sleeps, the XOUT pin will be in "high" state .

The instruction cycle equal 4 basic clock fc.


1 instructure cycle = 4 / fc

TIMING GENERATOR AND TIME BASE

The timing generator produces the system clock from basic clock pulse which can be normal mode or slow mode clock.

1 instruction cycle = 4 basic clock pulses

There are 22 stages time base.



When working in the single clock mode, the timebase clock source is come from fc.

Time base provides basic frequency for following function:

- 1. TBI (time base interrupt).
- 2. Timer/counter, internal clock source.
- 3. Warm-up time for sleep mode releasing.

TIME BASE INTERRUPT (TBI)

The time base can be used to generate a fixed frequency interrupt . There are 8 kinds of frequencies can be selected by setting "P25"

Single clock mode

	_	_		_	
P25	_3_	2	1	0	
					(initial value 0000)
	0 0	x x:	Inter	rupt	disable
	0 1	0 0:	Inte	rrupt	frequency XIN / 29 Hz
	0 1	0 1:	Inte	rrupt	frequency XIN / 210 Hz
	0 1	1 0:	Inte	rrupt	frequency XIN / 212 Hz
	0 1	1 1:	Inte	rrupt	frequency XIN / 213 Hz
	11	0 0:	Inte	rrupt	frequency XIN / 214 Hz
	11	0 1:	Inte	rrupt	frequency XIN / 215 Hz
	11	1 0:	Inte	rrupt	frequency XIN / 216 Hz
	11	1 1:	Inte	rrupt	frequency XIN / 217 Hz
	10	x x:	Rese	erved	[




TIMER / COUNTER (TIMERA, TIMERB)

EM73P361A only can support timer function for timerA and timerB independently.


For timerA, the counter data is saved in timer register TAH, TAM, TAL, which user can set counter initial value and read the counter value by instruction "LDATAH(M,L), STATAH(M,L)" and timerB register is TBH, TBM, TBL and W/R instruction "LDATBH (M,L), STATBH (M,L)".

The basic structure of timer/counter is composed by two same structure counter, these two counters can be set initial value and send counter value to timer register, P28 and P29 are the command ports for timerA and timer B, user can choose different internal clock rate by setting these two ports. When timer/counter overflow, it will generate a TRGA(B) interrupt request to interrupt control unit.



TIMER/COUNTER CONTROL

Timer/counter command port: P28 is the command port for timer/counterA and P29 is for the timer/counterB.



INTERNA	INTERNAL PULSE-RATE SELECTION			
IPSA(B)	Function description			
0 0	XIN/2 ⁵ Hz			
0 1	XIN/2 ⁷ Hz			
10	XIN/2 ¹¹ Hz			
11	XIN/2 ¹⁵ Hz			




TIMER/COUNTER FUNCTION

Each timer/counter can execute the timer function independly.

TIMER MODE

For timer mode ,timer/counter increase one at any rising edge of internal pulse . User can choose 4 kinds of internal pulse rate by setting IPSB for timerB (IPSA for timerA).

When timer/counter counts overflow, TRGB (TRGA) will be generated to interrupt control unit.



PROGRAM EXAMPLE: To generate TRGA interrupt request after 60 ms with system clock XIN=32K Hz

LDIA #0100B; EXAE; enable mask 2

EICIL 110111B; internupt latch \leftarrow 0, enable EI

LDIA #04H;

STATAL;

LDIA #0CH;

STATAM;

LDIA #0FH;

STATAH:

LDIA #1000B;

OUTA P28; enable timerA with internal pulse rate: XIN/2⁵ Hz

NOTE: The preset value of timer/counter register is calculated as following procedure.

Internal pulse rate: $XIN/2^5$; XIN = 32KHz

The time of timer counter count one = $2^5 / XIN = 32/32K = 1 ms$

The number of internal pulse to get timer overflow = 60 ms/ 1ms = 60 = 03CH

The preset value of timer/counter register = 1000H - 03CH = 0FC4H


INTERRUPT FUNCTION

There are 3 internal interrupt sources and 2 external interrupt sources. Multiple interrupts are admitted according the priority .

Туре	Interrupt source	Priority	Interrupt Latch	Interrupt Enable condition	Program ROM entry address
External	External interrupt (INTO)	1	IL5	EI=1	002H
Internal	Reserved	2	IL4	EI=1, MASK3=1	004H
Internal	TimerA overflow interrupt (TRGA)	3	IL3	EI=1, MASK2=1	006H
Internal	TimerB overflow interrupt (TRGB)	4	IL2	EI=1, MASK1=1	008H
Internal	Time base interrupt(TBI)	5	IL1		00AH
External	External interrupt (INT1)	6	IL0	EI=1,MASK0=1	00CH



INTERRUPT STRUCTURE



Interrupt controller:

ILO-IL5 : Interrupt latch . Hold all interrupt requests from all interrupt sources. ILr can not be

set by program, but can be reset by program or system reset, so IL only can decide

which interrupt source can be accepted.

MASK0-MASK3 : MASK register can promit or inhibit all interrupt sources.

EI : Enable interrupt Flip-Flop can promit or inhibit all interrupt sources, when inter-

rupt happened, EI is cleared to "0" automatically, after RTI instruction happened,

EI will be set to "1" again.

Priority checker: Check interrupt priority when multiple interrupts happened.

INTERRUPT FUNCTION

The procedure of interrupt operation:

- 1. Push PC and all flags to stack.
- 2. Set interrupt entry address into PC.
- 3. Set SF=1.
- 4. Clear EI to inhibit other interrupts happened.
- 5. Clear the IL for which interrupt source has already be accepted.
- 6. To excute interrupt subroutine from the interrupt entry address.
- 7. CPU accept RTI, restore PC and flags from stack . Set EI to accept other interrupt requests.

PROGRAM EXAMPLE: To enable interrupt of "TRGA"

LDIA #1100B;

EXAE; set mask register "1100B" EICIL 111111B; enable interrupt F.F.



POWER SAVING FUNCTION (Sleep / Hold function)

During sleep and hold condition, CPU holds the system's internal status with a low power consumption, for the sleep mode, the system clock will be stoped in the sleep condition and system need a warm up time for the stability of system clock running after wakeup. In the other way, for the hold mode, the system clock does not stop at all and it does not need a warm-up time any way.

The sleep and hold mode is controlled by Port 16 and released by P0(0..3)/WAKEUP0..3.

P16	3	2	1	0
	WM	SE	SW	WT

initial value:0000

SWWT	Set wake-up warm-up time
0 0	2 ¹⁷ /XIN
0 1	2 ¹³ /XIN
10	2 ¹⁵ /XIN
1 1	Hold mode

WM	Set wake-up release mode
0	Wake-up in edge release mode
1	Reserved

SE	Enable sleep/hold				
0	Reserved				
1	Enable sleep / hold rnode				

Sleep and hold condition:

- 1. Osc stop (sleep only) and CPU internal status held.
- 2. Internal time base clear to "0".
- 3. CPU internal memory ,flags, register, I/O held original states.
- 4. Program counter hold the executed address after sleep release.

Release condition:

- 1. Osc start to oscillating (sleep only).
- 2. Warm-up time passing (sleep only).
- 3. According PC to execute the following program.

There is one kind of sleep/hold release mode.

1. Edge release mode:

Release sleep/hold condition by the falling edge of any one of P0(0..3)/WAKEUP0..3.

Note: There are 4 independent mask options for wakeup function in EM73360. So, the wakeup function of P0(0..3)/WAKEUP0..3 are enabled or disabled inpendently.

LCD DRIVER

EM73P361A can directly drive the liquid crystal display (LCD) and has 27 segment, 3 common output pins. There are total 27 x 3 dots can be display. The VDD, VEE and VSS pins are the bias voltage inputs of the LCD driver. The VA and VB are used to the voltage double for 3V system. The method of LCD programming is I/O mapping.

CONTROL OF LCD DRIVER

The LCD driver control command register is P27. When LDC is 00, the LCD is disabled. When LDC is 01, the LCD is blanking,



the COM pins are inactive and the SEG pins continously output the display data. When LDC is 11, the LCD driver enables, the power swich is turned on and it cannot be turned off forever except the CPU is resetted or sleeping. Users must enable the LCD driver by self when the CPU is waked up.


Initial value: 0000

LDC	DUTY
LDC	LCD display control
0 0	LCD display disable & change duty
0 1	Blanking
1 0	Reserved
1 1	LCD display enable

DUTY	Driving method select
0 0	Reserved
0 1	1/3 duty (1/2 bias)
1 0	1/2 duty (1/2 bias)
1 1	Static

LCD driving methods

There are four kinds of driving methods can be selected by DUTY (P27.0~P27.1). The driving waveforms of LCD driver are as below:



LCD Frame frequency: According to the drive method to set the frame frequency.

Driving method	Frame frequency (Hz)	
1/3 duty	$43 \times (3/3) = 43$	
1/2 duty	$43 \times (3/2) = 64$	
Static	43	


The relation between LCD display data and driving method

Driving method	bit3	bit2	bit1	bit0
1/3 duty	-	COM2	COM1	COM0
1/2 duty	_	-	COM1	COM0
Static	-	-	-	COM0

LCD drive voltage

EM73P361A provides 2 kinds of LCD bias methods, capacitor divider and resistor divider, when the LCD bias method is capacitor divider, the VA is connected a capacitor to VB and the VEE is connected a capacitor to VSS. The output of VEE is 1.5V for LCD bias voltage. When the LCD bias method is resistor divider, the VEE is floating.






LCD DISPLAY OPERATION

The LCD programming method is I/O mapping and P10~P12 are must be used.


Address register of LCD display buffer

It is a 5-bit register to specify address for LCD display buffer.




Data register of LCD display buffer

P12 is a 3-bit data register to read or write LCD display buffer.



TONE GENERATOR

EM73P361A has a built-in tone generator. It is a binary down counter. When the CPU is resetted or sleeping, the tone generator is disabled and the output (P4.0/TONE) is high.



Tone generator command register




SM	Sound generator mode
0	Tone generator disable
1	Tone generator enable

^{*} This specification are subject to be changed without notice.



Tone frequency register

The 8-bit tone frequency register is P24 and P23. The tone frequency will be changed when user output the different data to P23. Thus, the data must be output to P24 before P23 when user want to change the 8-bit tone frequency (TF).



** f1=XIN/(TF+1), TF=1~255, TF≠0


** Example : XIN=32K Hz, TF=00110001B.

 \Rightarrow fo=32K Hz/50=655.36 Hz

WATCH-DOG-TIMER (MASK OPTION)

Watch-dog-timer can help user to detect the malfunction (runaway) of CPU and give system a time up signal every certain time . User can use the time up signal to give system a reset signal when system is fail. When CPU is reseted or sleeping, the watch-dog-timer is disabled. Users must enable the watch-dog-timer by self when CPU is waked up.

The basic structure of watch-dog-timer control is composed by a 4-stage binary counter and a control unit . the WDT counter counts for a certain time to check the CPU status, if there is no malfunction happened, the counter will be cleared and counting . Otherwise, if there is a malfunction happened, the WDT control will send a WDT signal (low active) to outside, user can use this signal to reset CPU . The WDT checking period is assign by P21 (WDT command port)



P21 is the control port of watchdog timer, and the watchdog timer timeup signal is output by P4.1/WDT, user can use this timeup signal (active low) to reset CPU and initialize system.

Port 21 3 2 1 0 Initial value :0000 CWC * * WDT

CWC	Clear watchdog timer counter
0	Clear counter then return to 1
1	Nothing

WDT	Set watchdog timer detect time
0	$3 \times 2^{13}/\text{fc}=3 \times 2^{13}/32 \text{ KHz}=0.75 \text{ sec}$
1	$7 \times 2^{13}/\text{fc} = 7 \times 2^{13}/32 \text{K Hz} = 1.75 \text{ sec}$



PROGRAM EXAMPLE

To enable WDT with 3×2^{13} /fc detection ftime.

LDIA #0000B

OUTA P21; set WDT detection time and clear WDT counter

RESETTING FUNCTION


When CPU in normal working condition and RESET pin holds in low level for three instruction cycles at least, then CPU begins to initialize the whole internal states, and when RESET pin changes to high level, CPU begins to work in normal condition.

The CPU internal state during reset condition is as following table:

Hardware condition in RESET state	Initial value
Program counter	000h
Status flag	01h
Interrupt enable flip-flop (EI)	00h
MASK0 ,1, 2, 3	00h
Interrupt latch (IL)	00h
P10, 11, 12, 16, 21, 25, 27, 28, 29, 30	00h
P4, 5, 6, 7, 23, 24	0Fh
XIN	Start oscillation

The RESET pin is a hysteresis input pin and it has a internal pull-up resistor.

The simplest RESET circuit is connect \overline{RESET} pin with a capacitor to V_{SS} and a diode to V_{DD} .





EM73P361A I/O PORT DESCRIPTION:

Port		Input function		Output function		
0	Е	Input port, wakeup function				
1						
2						
3						
4	Е	Input port	Е	Output port, P4.0/TONE,P4.1/WDT, P4(23) /SEG(2625)		
5	Е	Input port	Е	P5(03)/SEG(2421)		
6	Е	Input port	Е	P6(03)/SEG(2017)		
7	Е	Input port	Е	P7(03)/SEG(1613)		
8						
9						
10			I	Address register of LCD display buffer	low nibble	
11			I	Address register of LCD display buffer	high nibble	
12			I	Data register of LCD display buffer	1	
13						
14						
15						
16			I	Sleep/Hold mode control register		
17						
18						
19						
20						
21			I	Watch-dog-timer control register		
22						
23			I	Sound effect frequency register	low nibble	
24			I	Sound effect frequency register	high nibble	
25			I	Timebase control register	1	
26						
27			I	LCD control register		
28			I	Timer/counter A control register		
29			I	Timer/counter B control register		
30			I	Sound effect command register		
31						



ABSOLUTE MAXIMUM RATINGS

Items	Sym.	Ratings	Conditions
Supply Voltage	V _{DD}	-0.5V to 6V	
Input Voltage	V _{IN}	$-0.5V$ to $V_{DD} + 0.5V$	
Output Voltage	V _o	$-0.5V$ to $V_{DD} + 0.5V$	
Power Dissipation	P_{D}	200mW	$T_{OPR} = 50^{\circ}C$
Operating Temperature	T_{OPR}	0°C to 50°C	
Storage Temperature	T_{STG}	-55°C to 125°C	

RECOMMENDED OPERATING CONDITIONS

Items	Sym.	Ratings	Conditions
Supply Voltage	$V_{_{ m DD}}$	2.4V to 3.6V	Fc=32KHz
Input Voltage	$V_{_{\mathrm{IH}}}$	$0.9 \mathrm{xV}_\mathrm{DD}$ to V_DD	
	V _{IL}	$0V$ to $0.10xV_{DD}$	




$\textbf{DC ELECTRICAL CHARACTERISTICS} \, (V_{\text{DD}} = 3.0 \pm 0.3 \text{V}, \, V_{\text{SS}} = 0 \text{V}, \, T_{\text{OPR}} = 25^{\circ}\text{C})$

Parameters	Sym.	Min.	Тур.	Max.	Unit	Conditions
Supply current	I _{DD}	-	10	20	μΑ	V _{DD} =3.3V, Cap. divider, no load, no LVR, Fc=32KHz
		-	30	60	μΑ	V _{DD} =3.3V, Res. divider, no load, no LVR, Fc=32KHz
		-	50	85	μΑ	V _{DD} =3.3V, no load, with LVR, Fc=32KHz
		-	5	8	μΑ	V _{DD} =3.3V, Hold mode, no LVR
		-	0.1	1	μΑ	V _{DD} =3.3V, sleep mode, no LVR
Hysteresis voltage	V _{HYS+}	$0.50V_{\scriptscriptstyle m DD}$	-	$0.75V_{DD}$	V	RESET, P0
	V _{HYS} -	$0.20V_{\scriptscriptstyle m DD}$	-	$0.40V_{DD}$	V	
Input current	I _{IH}	-	20	30	μΑ	Port0, Pull-down, V _{IH} =V _{DD}
		-30	-20	-	μΑ	Port0, Pull-up, $V_{IH} = V_{SS}$
		-	-	1	μΑ	Port0, None
	I _{IL}	-	-320	-500	μΑ	Push-pull, V_{DD} =3.3V, V_{IL} =0.4V, except P4.0, TONE
Output voltage	V _{OH}	2.4	-	-	V	Push-pull, P4.0(high current PMOS), TONE,
						$V_{DD}=2.7V,I_{OH}=-1mA$
		2.0	-	-	V	Push-pull, P4.0(low current PMOS),
						$V_{DD} = 2.7 \text{V}, I_{OH} = -60 \mu \text{A}$
	V _{OL}	-	-	0.3	V	$V_{DD}=2.7V, I_{OL}=1mA$
Leakage current	I _{LO}	-	-	1	μΑ	Open-drain.V _{DD} =3.3V, V _O =3.3V
Input resistor	R _{IN}	30	70	110	ΚΩ	RESET
LCD bias voltage	V _{EE}	$^{1}/_{2}V_{DD}$ -0.1	$^{1}/_{2}V_{\mathrm{DD}}$	$^{1}/_{2}V_{DD}+0.1$	V	Voltage halfer
COM, SEG pins	V_{01}	V _{DD} -0.1	V _{DD}	-	V	I ₀₁ =-5μA, Cap. divider
output current	$ V_{02} $	V _{EE} -0.1	V _{EE}	V _{EE} +0.1	V	$I_{02}=\pm 5\mu A$, Cap. divider
	V ₀₃	-	V _{ss}	V _{ss} +0.1	V	I ₀₃ =5μA, Cap. divider
Frequency stability		-	20	-	%	Fc=32KHz, RC osc, R=750KΩ,
						[F(3.0V)-F(2.7V)]/F(3.0V)
Frequency variation		-	20	-	%	Fc=32KHz, V_{DD} =3.0V,RC osc, R=750K Ω ,
						[F(typical)-F(worse case)]/F(typical)
LVR reset voltage	V _{LVR}	-	2.2	-	V	
LVR reset release	V _{RLVR}	-	2.4	-	V	
voltage						




RESET PIN TYPE

TYPE RESET-A




INPUT PIN TYPE

TYPE INPUT-H




TYPE INPUT-J




OSCILLATION PIN TYPE

TYPE OSC-A




TYPE OSC-F






I/O PIN TYPE


TYPE I/O




TYPE I/O-D




TYPE I/O-N



TYPE I/O-O




TYPE I/O-P



- For set and clear bit of port instructions, data goes through path A from output data latch to CPU.
- For input and test instructions, data from output pin go through path B to CPU and the output data latch will be set to high.




APPLICATION CIRCUIT





PAD DIAGRAM





PadNo.	Symbol	X	Y
1	NC		
2	NC		
3	NC		
4	NC		
5	NC		
6	NC		
7	NC		
8	NC		
9	NC		
10	SEG2	-875.0	777.6
11	SEG1	-875.0	642.7
12	SEG0	-875.0	517.7
13	COM1	-875.0	397.7
14	COM0	-875.0	277.7
15	VEE	-875.0	161.8
16	VB	-875.0	46.8
17	VA	-875.0	-68.2
18	XIN	-875.0	-178.2
19	XOUT	-875.0	-293.2
20	NC		
21	NC		
22	NC		
23	NC		
24	NC		
25	NC		
26	NC		
27	NC		
28	NC		
29	NC		
30	NC		
31	NC		
32	NC		
33	NC		
34	NC		
35	NC		
36	NC		
37	VSS	-397.3	-915.0
38	VDD	-277.3	-915.0
39	RESET	-162.3	-915.0
40	P0.0	-52.3	-915.0

^{*} This specification are subject to be changed without notice.



PadNo.	Symbol	X	Y
41	P0.1	57.7	-915.0
42	P0.2	167.7	-915.0
43	P0.3	277.7	-915.0
44	TONE	392.7	-915.0
45	P4.0	507.7	-915.0
46	P4.1	617.7	-915.0
47	NC		
48	NC		
49	NC		
50	NC		
51	NC		
52	NC		
53	NC		
54	NC		
55	NC		
56	NC		
57	NC		
58	NC		
59	NC		
60	NC		
61	VPP	871.4	-681.4
62	TEST	871.4	-527.6
63	COM2	871.4	-412.6
64	P4.2	871.4	-297.6
65	P4.3	871.4	-182.6
66	P5.0	871.4	-67.6
67	P5.1	871.4	47.4
68	P5.2	871.4	162.4
69	P5.3	871.4	277.4
70	P6.0	871.4	398.3
71	P6.1	871.4	513.3
72	P6.2	871.4	628.3
73	P6.3	871.4	743.2
74	P7.0	871.4	858.3
75	NC		
76	NC		
77	NC		
78	NC		
79	NC		
80	NC		



PadNo. **Symbol** \mathbf{X} Y NC 81 82 NC NC 83 NC 84 P7.1 85 717.8 915.2 P7.2 86 602.8 915.2 87 P7.3 487.8 915.2 SEG12 915.2 88 362.8 SEG11 89 242.7 915.2 122.7 90 SEG10 915.2 91 SEG9 2.8 915.2 92 SEG8 -117.2 915.2 93 SEG7 -237.3 915.2 94 -357.2 915.2 SEG6 95 SEG5 -482.2 915.2 SEG4 -612.2 915.2 96 97 SEG3 -752.2 915.2 98 NC

Chip Size : $2000 \mu m \times 2090 \mu m$

99

100

Note: For PCB llayout, IC substrate must be floated or connect to VSS.

NCNC



INSTRUCTION TABLE

(1) Data Transfer

Mnemonic	Object code (binary)	Operation description	Byte	Cycle	F	Flag	
		_	_	_	C	Z	S
LDA x	0110 1010 xxxx xxxx	$Acc\leftarrow RAM[x]$	2	2	-	Z	1
LDAM	0101 1010	$Acc \leftarrow RAM[HL]$	1	1	-	Z	1
LDAX	0110 0101	$Acc \leftarrow ROM[DP]_{L}$	1	2	-	Z	1
LDAXI	0110 0111	$Acc \leftarrow ROM[DP]_{H}, DP+1$	1	2	-	Z	1
LDH #k	1001 kkkk	HR←k	1	1	-	-	1
LDHL x	0100 1110 xxxx xx00	$LR \leftarrow RAM[x], HR \leftarrow RAM[x+1]$	2	2	-	-	1
LDIA #k	1101 kkkk	Acc←k	1	1	-	Z	1
LDL #k	1000 kkkk	LR←k	1	1	-	-	1
STA x	0110 1001 xxxx xxxx	RAM[x]←Acc	2	2	-	-	1
STAM	0101 1001	RAM[HL]←Acc	1	1	-	-	1
STAMD	0111 1101	RAM[HL]←Acc, LR-1	1	1	-	Z	С
STAMI	0111 1111	RAM[HL]←Acc, LR+1	1	1	-	Z	C'
STD #k,y	0100 1000 kkkk yyyy	RAM[y]←k	2	2	-	-	1
STDMI #k	1010 kkkk	RAM[HL]←k, LR+1	1	1	-	Z	C'
THA	0111 0110	Acc←HR	1	1	-	Z	1
TLA	0111 0100	Acc←LR	1	1	-	Z	1

(2) Rotate

Mnemonic	Object code (binary)	Operation description	Byte	Cycle	Flag		
					C	Z	S
RLCA	0101 0000	←CF←Acc←	1	1	С	Z	C'
RRCA	0101 0001	\rightarrow CF \rightarrow Acc \rightarrow	1	1	С	Z	C'

(3) Arithmetic operation

Mnemonic	Object code (binary)	Operation description	Byte	Cycle	Flag		
					C	Z	S
ADCAM	0111 0000	$Acc\leftarrow Acc + RAM[HL] + CF$	1	1	С	Z	C'
ADD #k,y	0100 1001 kkkk yyyy	$RAM[y] \leftarrow RAM[y] + k$	2	2	-	Z	C'
ADDA #k	0110 1110 0101 kkkk	Acc←Acc+k	2	2	-	Z	C'
ADDAM	0111 0001	$Acc\leftarrow Acc + RAM[HL]$	1	1	1	Z	C'
ADDH #k	0110 1110 1001 kkkk	HR←HR+k	2	2	-	Z	C'
ADDL #k	0110 1110 0001 kkkk	LR←LR+k	2	2	-	Z	C'
ADDM #k	0110 1110 1101 kkkk	$RAM[HL] \leftarrow RAM[HL] + k$	2	2	-	Z	C'
DECA	0101 1100	Acc←Acc-1	1	1	-	Z	С
DECL	0111 1100	LR←LR-1	1	1	-	Z	C
DECM	0101 1101	RAM[HL]←RAM[HL]-1	1	1	-	Z	С
INCA	0101 1110	Acc←Acc + 1	1	1	-	Z	C'



INCL	0111 1110	LR←LR + 1	1	1	-	Z	C'
INCM	0101 1111	RAM[HL]←RAM[HL]+1	1	1	-	Z	C'
SUBA #k	0110 1110 0111 kkkk	Acc←k-Acc	2	2	-	Z	C
SBCAM	0111 0010	Acc←RAM[HLl - Acc - CF'	1	1	С	Z	С
SUBM #k	0110 1110 1111 kkkk	RAM[HL]←k - RAM[HL]	2	2	-	Z	C

(4) Logical operation

Mnemonic	Object code (binary)	Operation description	Byte	Cycle	Flag		
					C	Z	S
ANDA #k	0110 1110 0110 kkkk	Acc←Acc&k	2	2	-	Z	Z'
ANDAM	0111 1011	Acc←Acc & RAM[HL]	1	1	-	Z	Z'
ANDM #k	0110 1110 1110 kkkk	RAM[HL]←RAM[HL]&k	2	2	-	Z	Z'
ORA #k	0110 1110 0100 kkkk	Acc←Acc ¦k	2	2	•	Z	Z'
ORAM	0111 1000	$Acc \leftarrow Acc \mid RAM[HL]$	1	1	-	Z	Z'
ORM #k	0110 1110 1100 kkkk	$RAM[HL] \leftarrow RAM[HL] k$	2	2	-	Z	Z'
XORAM	0111 1001	Acc←Acc^RAM[HL]	1	1	-	Z	Z'

(5) Exchange

Mnemonic	Object code (binary)	Operation description	Byte	Cycle	Flag		
					C	Z	S
EXA x	0110 1000 xxxx xxxx	$Acc \leftrightarrow RAM[x]$	2	2	-	Z	1
EXAH	0110 0110	Acc↔HR	1	2	-	Z	1
EXAL	0110 0100	Acc⇔LR	1	2	-	Z	1
EXAM	0101 1000	Acc↔RAM[HL]	1	1	-	Z	1
EXHL x	0100 1100 xxxx xx00	$LR \leftrightarrow RAM[x],$					
		$HR \leftrightarrow RAM[x+1]$	2	2	-	-	1

(6) Branch

Mnemonic	Object code (binary)	Operation description	Byte	Cycle	Flag		
					C	Z	S
SBR a	00aa aaaa	If SF=1 then PC \leftarrow PC ₁₁₋₆ .a ₅₋₀	1	1	-	-	1
		else null					
LBR a	1100 aaaa aaaa aaaa	If SF= 1 then PC←a else null	2	2	-	-	1

(7) Compare

Mnemonic	Object code (binary)	Operation description	Byte	Cycle	Flag		
					C	Z	S
CMP #k,y	0100 1011 kkkk yyyy	k-RAM[y]	2	2	C	Z	Z'
CMPA x	0110 1011 xxxx xxxx	RAM[x]-Acc	2	2	C	Z	Z'
CMPAM	0111 0011	RAM[HL] - Acc	1	1	C	Z	Z '
CMPH #k	0110 1110 1011 kkkk	k - HR	2	2	-	Z	C
CMPIA #k	1011 kkkk	k - Acc	1	1	C	Z	Z'
CMPL #k	0110 1110 0011 kkkk	k-LR	2	2	-	Z	С

^{*} This specification are subject to be changed without notice.



(8) Bit manipulation

Mnemo	nic	Object code (binary)	Operation description	Byte	yte Cycle	Flag		
						C	Z	S
CLM	b	1111 00bb	$RAM[HL]_{b} \leftarrow 0$	1	1	-	-	1
CLP	p,b	0110 1101 11bb pppp	$PORT[p]_{b} \leftarrow 0$	2	2	-	-	1
CLPL		0110 0000	$PORT[LR_{3-2}+4]LR_{1-0} \leftarrow 0$	1	2	-	-	1
CLR	y,b	0110 1100 11bb yyyy	$RAM[y]_b \leftarrow 0$	2	2	-	-	1
SEM	b	1111 01bb	$RAM[HL]_b \leftarrow 1$	1	1	-	-	1
SEP	p,b	0110 1101 01bb pppp	$PORT[p]_{b} \leftarrow 1$	2	2	-	-	1
SEPL		0110 0010	$PORT[LR_{3-2}+4]LR_{1-0}\leftarrow 1$	1	2	-	-	1
SET	y,b	0110 1100 01bb yyyy	$RAM[y]_b \leftarrow 1$	2	2	-	-	1
TF	y,b	0110 1100 00bb yyyy	$SF \leftarrow RAM[y]_{b}'$	2	2	-	-	*
TFA	b	1111 10bb	SF←Acc _b '	1	1	-	-	*
TFM	b	1111 11bb	SF←RAM[HL] _b '	1	1	-	-	*
TFP	p,b	0110 1101 00bb pppp	$SF \leftarrow PORT[p]_{b}'$	2	2	-	-	*
TFPL		0110 0001	$SF \leftarrow PORT[LR_{3-2} + 4]LR_{1-0}$	1	2	-	-	*
TT	y,b	0110 1100 10bb yyyy	$SF \leftarrow RAM[y]_b$	2	2	-	-	*
TTP	p,b	0110 1101 10bb pppp	$SF \leftarrow PORT[p]_{b}$	2	2	-	-	*

(9) Subroutine

Mnemonic	Object code (binary)	Operation description	Byte	Cycle	F	lag	
					C	Z	S
LCALL a	0100 0aaa aaaa aaaa	STACK[SP]←PC,	2	2	-	-	-
		SP←SP -1, PC←a					
SCALL a	1110 nnnn	STACK[SP]←PC,	1	2	-	-	-
		$SP \leftarrow SP - 1$, $PC \leftarrow a$, $a = 8n + 6$					
		$(n = 1 \sim 15),0086h (n = 0)$					
RET	0100 1111	$SP \leftarrow SP + 1, PC \leftarrow STACK[SP]$	1	2	_	-	-

(10) Input/output

Mnemoni	c	Object code (binary)	Operation description	Byte	Cycle	F	lag	
						C	Z	S
INA p		0110 1111 0100 pppp	$Acc\leftarrow PORT[p]$	2	2	-	Z	Z'
INM p		0110 1111 1100 pppp	RAM[HL]←PORT[p]	2	2	-	-	Z'
OUT #k	,p	0100 1010 kkkk pppp	PORT[p]←k	2	2	-	_	1
OUTA p		0110 1111 000p pppp	PORT[p]←Acc	2	2	-	-	1
OUTM p		0110 1111 100p pppp	$PORT[p] \leftarrow RAM[HL]$	2	2	-	-	1

(11) Flag manipulation

Mnemonic	Object code (binary)	Operation description	Byte	Cycle	F	lag	
					C	Z	S
CGF	0101 0111	GF←0	1	1	-	-	1
SGF	0101 0101	GF←1	1	1	_	-	1



TFCFC	0101 0011	SF←CF', CF←0	1	1	0	-	*
TGS	0101 0100	SF←GF	1	1	-	-	*
TTCFS	0101 0010	SF←CF, CF←1	1	1	1	-	*
TZS	0101 1011	SF←ZF	1	1	-	-	*

(12) Interrupt control

Mnemonic	Object code (binary)	Operation description	Byte	Cycle	F	lag	
					C	Z	S
CIL r	0110 0011 11rr rrrr	IL←IL & r	2	2	-	-	1
DICIL r	0110 0011 10rr rrrr	EIF←0,IL←IL&r	2	2	-	-	1
EICIL r	0110 0011 01rr rrrr	EIF←1,IL←IL&r	2	2	-	-	1
EXAE	0111 0101	MASK↔Acc	1	1	-	-	1
RTI	0100 1101	SP←SP+1,FLAG.PC	1	2	*	*	*
		←STACK[SP],EIF ←1					

(13) CPU control

Mnemonic	Object code (binary)	Operation description	Byte	Cycle	F	ag	
					C	Z	S
NOP	0101 0110	no operation	1	1	-	-	-

(14) Timer/Counter & Data pointer & Stack pointer control

Mnemonic	Object code (binary)	Operation description	Byte	Cycle	F	lag	
	-	-		-	C	Z	S
LDADPL	0110 1010 1111 1100	$Acc \leftarrow [DP]_{L}$	2	2	-	Z	1
LDADPM	0110 1010 1111 1101	$Acc \leftarrow [DP]_{M}$	2	2	-	Z	1
LDADPH	0110 1010 1111 1110	Acc←[DP] _H	2	2	-	Z	1
LDASP	0110 1010 1111 1111	Acc←SP	2	2	-	Z	1
LDATAL	0110 1010 1111 0100	$Acc \leftarrow [TA]_L$	2	2	-	Z	1
LDATAM	0110 1010 1111 0101	Acc←[TA] _M	2	2	-	Z	1
LDATAH	0110 1010 1111 0110	Acc←[TA] _H	2	2	-	Z	1
LDATBL	0110 1010 1111 1000	$Acc \leftarrow [TB]_{L}$	2	2	-	Z	1
LDATBM	0110 1010 1111 1001	$Acc \leftarrow [TB]_{M}$	2	2	-	Z	1
LDATBH	0110 1010 1111 1010	$Acc \leftarrow [TB]_{H}$	2	2	-	Z	1
STADPL	0110 1001 1111 1100	[DP] _L ←Acc	2	2	-	-	1
STADPM	0110 1001 1111 1101	[DP] _M ←Acc	2	2	-	-	1
STADPH	0110 1001 1111 1110	[DP] _H ←Acc	2	2	-	-	1
STASP	0110 1001 1111 1111	SP←Acc	2	2	-	-	1
STATAL	0110 1001 1111 0100	[TA] _L ←Acc	2	2	-	_	1
STATAM	0110 1001 1111 0101	[TA] _M ←Acc	2	2	-	-	1
STATAH	0110 1001 1111 0110	[TA] _H ←Acc	2	2	-	-	1
STATBL	0110 1001 1111 1000	[TB] _L ←Acc	2	2	-	-	1
STATBM	0110 1001 1111 1001	$[TB]_{M} \leftarrow Acc$	2	2	-	-	1
STATBH	0110 1001 1111 1010	[TB] _H ←Acc	2	2	-	-	1

^{*} This specification are subject to be changed without notice.



**** SYMBOL DESCRIPTION

Symbol	Description	Symbol	Description
HR	H register	LR	L register
PC	Program counter	DP	Data pointer
SP	Stack pointer	STACK[SP]	Stack specified by SP
A _{CC}	Accumulator	FLAG	All flags
CF	Carry flag	ZF	Zero flag
SF	Status flag	GF	General flag
EI	Enable interrupt register	IL	Interrupt latch
MASK	Interrupt mask	PORT[p]	Port (address : p)
TA	Timer/counter A	TB	Timer/counter B
RAM[HL]	Data memory (address : HL)	RAM[x]	Data memory (address : x)
ROM[DP] _L	Low 4-bit of program memory	ROM[DP] _H	High 4-bit of program memory
[DP] ₁	Low 4-bit of data pointer register	[DP] _M	Middle 4-bit of data pointer register
[DP] _H	High 4-bit of data pointer register	$[TA]_{I}([TB]_{I})$	Low 4-bit of timer/counter A
			(timer/counter B) register
$[TA]_{M}([TB]_{M})$	Middle 4-bit of timer/counter A	$[TA]_{H}([TB]_{H})$	High 4-bit of timer/counter A
	(timer/counter B) register		(timer/counter B) register
\leftarrow	Transfer	\leftrightarrow	Exchange
+	Addition	-	Substraction
&	Logic AND	I I	Logic OR
٨	Logic XOR	1	Inverse operation
	Concatenation	#k	4-bit immediate data
X	8-bit RAM address	у	4-bit zero-page address
p	4-bit or 5-bit port address	b	Bit address
r	6-bit interrupt latch	PC ₁₁₋₆	Bit 11 to 6 of program counter
LR ₁₋₀	Contents of bit assigned by bit	a ₅₋₀	Bit 5 to 0 of destination address for
	1 to 0 of LR		branch instruction
LR ₃₋₂	Bit 3 to 2 of LR		