## DATA SHEET

FBL22033
3.3V BTL 8-bit latched/registered/pass-thru Futurebus+ universal interface transceiver

Product specification
IC23 data handbook

### 3.3V BTL 8-bit latched/registered/pass-thru universal transceiver with $30 \Omega$ termination

## FEATURES

- 8-bit transceivers
- Latched, registered or straight through in either A to B or B to A path
- Drives heavily loaded backplanes with equivalent load impedances down to $10 \Omega$.
- High drive 100 mA BTL Open Collector drivers on B-port
- Allows incident wave switching in heavily loaded backplane buses
- Reduced BTL voltage swing produces less noise and reduces power consumption
- Built-in precision band-gap reference provides accurate receiver thresholds and improved noise immunity
- Compatible with IEEE Futurebus+ or proprietary BTL backplanes
- Each BTL driver has a dedicated Bus GND for a signal return
- Controlled output ramp and multiple GND pins minimize ground bounce
- Glitch-free power up/power down operation
- Low ICC current
- Tight output skew
- Supports live insertion
- Pins for the optional JTAG boundary scan function are provided
- High density packaging in plastic Quad Flatpack
- 5V compatible I/O on A-port
- Same pinout and function as the FBL2033 except for $30 \Omega$ series termination on 4 outputs making external resistors unnecessary
- A port outputs include $30 \Omega$ termination to reduce overshoot and undershoot


## QUICK REFERENCE DATA

| SYMBOL | PARAMETER |  | TYPICAL | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { tpLH } \\ & t_{\text {PHL }} \end{aligned}$ | Propagation delay Aln to Bn |  | $\begin{aligned} & 3.0 \\ & 3.0 \end{aligned}$ | ns |
| $\begin{aligned} & \text { tpLH } \\ & t_{\text {PHL }} \end{aligned}$ | Propagation delay $\overline{\mathrm{Bn}}$ to AOn |  | $\begin{aligned} & \hline 5.1 \\ & 5.5 \end{aligned}$ | ns |
| $\mathrm{C}_{\text {OB }}$ | Output capacitance ( $\overline{\mathrm{B0}}$ - $\overline{\mathrm{Bn}}$ only) |  | 6 | pF |
| $\mathrm{l}_{\mathrm{OL}}$ | Output current ( $\overline{\mathrm{BO}}$ - $\overline{\mathrm{Bn}}$ only) |  | 100 | mA |
| $I_{\text {cc }}$ | Supply current | Aln to Bn outputs Low outputs High | $\begin{gathered} 9 \\ 14 \end{gathered}$ | mA |
|  |  | $\overline{\mathrm{Bn}}$ to AOn (outputs Low) | 17 |  |
|  |  | $\overline{\mathrm{Bn}}$ to AOn (outputs High) | 14 |  |

## ORDERING INFORMATION

\(\left.\begin{array}{|c|c|c|}\hline PACKAGE \& \begin{array}{c}COMMERCIAL RANGE <br>

\end{array} \& \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm \mathbf{1 0 \%} ; \mathrm{T}_{\mathrm{amb}}=-\mathbf{4 0}{ }^{\circ} \mathrm{C} to+85^{\circ} \mathrm{C}\end{array}\right]\)| DWG |
| :---: |
| No. |

NOTE: Thermal mounting or forced air is recommended

## PIN CONFIGURATION



## DESCRIPTION

The FBL22033 is an 8-bit transceiver featuring a split input (AI) and output (AO) bus on the TTL-level side.
The common I/O, open collector B port operates at BTL signal levels. The logic element for data flow in each direction is controlled by two pairs of mode select inputs (SBAO and SBA1 for B-to-A, SAB0 and SAB1 for A-to-B). It can be configured as a buffer, a register, or a D-type latch.
When configured in the buffer mode, the inverse of the input data appears at the output port. In the flip-flop mode, data is stored on the rising edge of the appropriate clock input (LCAB or LCBA). In the latch mode, clock pins serve as transparent-High latch enables. Regardless of the mode, data is inverted from input to output.

Data flow in the B-to-A direction, regardless of the logic element selected, is further controlled by the Loopback input. When the Loopback input is High the output of the selected A-to-B logic element (not inverted) becomes the B-to-A input.
The 3-State AO port is enabled by asserting a High level on OEA The B port has two output enables, OEB0 and OEB1. Only when OEB0 is High and OEB1 is Low is the output enabled. When either OEBO is Low or OEB1 is High, the B-port is inactive and is pulled to the level of the pull-up voltage. New data can be entered in the flip-flop and latched modes or can be retained while the associated outputs are in 3-State (AO port) or inactive (B port).
The B-port drivers are Low-capacitance open collectors with controlled ramp and are designed to sink 100 mA . Precision band gap references on the B-port ensure very good noise margins by limiting the switching threshold to a narrow region centered at 1.55 V .

The B-port interfaces to "Backplane Transceiver Logic" (see the IEEE 1194.1 BTL standard). BTL features low power consumption
by reducing voltage swing ( $1 \mathrm{~V} \mathrm{p}-\mathrm{p}$, between 1 V and 2 V ) and reduced capacitive loading by placing an internal series diode on the drivers. BTL also provides incident wave switching, a necessity for high performance backplanes.

Output clamps are provided on the BTL outputs to further reduce switching noise. The " $\mathrm{V}_{\mathrm{OH}}$ " clamp reduces inductive ringing effects during a Low-to-High transition. The " $\mathrm{VOH}_{\mathrm{OH}}$ " clamp is always active. The other clamp, the "trapped reflection" clamp, clamps out ringing below the BTL $0.5 \mathrm{~V} \mathrm{~V}_{\mathrm{OL}}$ level. This clamp remains active for approximately 100 ns after a High-to-Low transition.
To support live insertion, OEBO is held Low during power on/off cycles to ensure glitch- free B port drivers. Proper bias for B port drivers during live insertion is provided by the BIAS $V$ pin when at a 3.3 V level while $\mathrm{V}_{\mathrm{CC}}$ is Low. The BIAS V pin is a low current input which will reverse-bias the BTL driver series Schottky diode, and also bias the $B$ port output pins to a voltage between 1.62 V and 2.1V. This bias function is in accordance with IEEE BTL Standard 1194.1. If live insertion is not a requirement, the BIAS $V$ pin should be tied to a $\mathrm{V}_{\mathrm{CC}}$ pin.
The LOGIC GND and BUS GND pins are isolated inside the package to minimize noise coupling between the BTL and TTL sides. These pins should be tied to a common ground external to the package.

Each BTL driver has an associated BUS GND pin that acts as a signal return path and these BUS GND pins are internally isolated from each other. In the event of a ground return fault, a "hard" signal failure occurs instead of a pattern dependent error that may be very infrequent and impossible to trouble- shoot.

As with any high power device thermal considerations are critical. It is recommended that airflow (300lfpm) and/or thermal mounting be used to ensure proper junction temperature.

### 3.3V BTL 8-bit latched/registered/pass-thru universal transceiver with $30 \Omega$ termination

## PIN DESCRIPTION

| SYMBOL | PIN NUMBER | TYPE | NAME AND FUNCTION |
| :---: | :---: | :---: | :---: |
| AIO - Al7 | 50, 52, 3, 5, 8, 10, 12, 15 | Input | Data inputs (TTL) |
| AO0-AO7 | 51, 2, 4, 6, 9, 11, 14, 16 | Output | 3-State outputs (TTL) |
| $\overline{\mathrm{B} 0}-\mathrm{B7}$ | 40, 38, 36, 34, 32, 30, 28, 26 | I/O | Data inputs/Open Collector outputs, High current drive (BTL) |
| OEB0 | 23 | Input | Enables the B outputs when High |
| OEB1 | 24 | Input | Enables the B outputs when Low |
| OEA | 43 | Input | Enables the AO outputs when High |
| BUS GND | 39, 37, 35, 33, 31, 29, 27, 25 | GND | Bus ground (0V) |
| LOGIC GND | 1, 13, 17, 49 | GND | Logic ground (0V) |
| $\mathrm{V}_{\mathrm{CC}}$ | 18, 22, 48 | Power | Positive supply voltage |
| BIAS V | 41 | Power | Live insertion pre-bias pin |
| $B G V_{C C}$ | 44 | Power | Band Gap threshold voltage reference |
| BG GND | 42 | GND | Band Gap threshold voltage reference ground |
| SABn | 20, 21 | Input | Mode select from Al to $\overline{\mathrm{B}}$ |
| SBAn | 45, 46 | Input | Mode select from $\bar{B}$ to AO |
| LCAB | 47 | Input | A-to-B clock/latch enable (transparent latch when High) |
| LCBA | 19 | Input | B-to-A clock/latch enable (transparent latch when High) |
| Loopback | 7 | Input | Enables loopback function when High (from Aln to AOn) |

FUNCTION TABLE

| MODE | INPUTS |  |  |  |  |  |  |  |  | OUTPUTS |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Aln | Bn ${ }^{\text {* }}$ | OEB0 | OEB1 | OEA | LCAB | LCBA | $\mathrm{SAB}_{1}$ 0 | SBA 0 | AOn | $\overline{B n}$ |
| Aln to Bn thru mode | L | - | H | L | L | X | X | LL | XX | Z | $\mathrm{H}^{* *}$ |
|  | H | - | H | L | L | X | X | LL | XX | Z | L |
| Aln to Bn transparent latch | L | - | H | L | L | H | X | HX | XX | Z | $\mathrm{H}^{* *}$ |
|  | H | - | H | L | L | H | X | HX | XX | Z | L |
| Aln to $\overline{\mathrm{Bn}}$ latch and read | 1 | - | H | L | L | $\downarrow$ | X | HX | XX | Z | $\mathrm{H}^{* *}$ |
|  | h | - | H | L | L | $\downarrow$ | X | HX | XX | Z | L |
| Aln to $\overline{\mathrm{Bn}}$ register | L | - | H | L | L | $\uparrow$ | X | LH | XX | Z | $\mathrm{H}^{* *}$ |
|  | H | - | H | L | L | $\uparrow$ | X | LH | XX | Z | L |
| $\overline{B n}$ outputs latched and read (preconditioned latch) | X | - | H | L | L | L | X | HX | XX | Z | latched data |
| $\overline{B n}$ to AOn thru mode | X | L | L | H | H | X | X | XX | LL | H | input |
|  | X | H | L | H | H | X | X | XX | LL | L | input |
| $\overline{\mathrm{Bn}}$ to AOn transparent latch | X | L | L | H | H | X | H | XX | HX | H | input |
|  | X | H | L | H | H | X | H | XX | HX | L | input |
| $\overline{\mathrm{Bn}}$ to AOn latch and read | X | 1 | L | H | H | X | $\downarrow$ | XX | HX | H | input |
|  | X | h | L | H | H | X | $\downarrow$ | XX | HX | L | input |
| $\overline{B n}$ to AOn register | X | L | L | H | H | X | $\uparrow$ | XX | LH | H | input |
|  | X | H | L | H | H | X | $\uparrow$ | XX | LH | L | input |
| AOn outputs latched and read (preconditioned latch) | X | X | L | H | H | X | L | XX | HX | latched data | X |

### 3.3V BTL 8-bit latched/registered/pass-thru universal transceiver with $30 \Omega$ termination

| Disable Bn outputs | X | X | L | X | X | X | X | XX | XX | X | $\mathrm{H}^{* *}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | X | X | X | H | X | X | X | XX | XX | X | $\mathrm{H}^{* *}$ |
| Disable AOn outputs | X | X | X | X | L | X | X | XX | XX | Z | X |

FUNCTION SELECT TABLE

| MODE SELECTED | SXX1 | SXX0 |
| :---: | :---: | :---: |
| Thru mode | L | L |
| Register mode | L | H |
| Latch mode | H | X |

## NOTES:

$\mathrm{H}=$ High voltage level
$\mathrm{L}=$ Low voltage level
$\mathrm{h}=$ High voltage level one set-up time prior to the High-to-Low LCXX transition
I = Low voltage level one set-up time prior to the High-to-Low LCXX transition
$X=$ Don't care
Z = High-impedance (OFF) state

- = Input not externally driven
$\uparrow=$ Low-to-High transition
$\downarrow=$ High-to-Low transition
$\mathrm{H}^{* *}=$ Goes to level of pull-up voltage
$\overline{\mathrm{Bn}}^{*}=$ Precaution should be taken to ensure B inputs do not float. If they do, they are equal to Low state.
NOTE: In Loopback mode (Loopback = High), Aln inputs are routed to the AOn outputs. The $\overline{B n}$ inputs are blocked out.


### 3.3V BTL 8-bit latched/registered/pass-thru universal transceiver with $30 \Omega$ termination

LOGIC DIAGRAM


## ABSOLUTE MAXIMUM RATINGS

Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.

| SYMBOL | PARAMETER |  | RATING | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |  | -0.5 to +4.6 | V |
| $\mathrm{V}_{\text {IN }}$ | Input voltage | AI0 - AI7, OEB0, OEBn, OEAn | -0.5 to +7.0 | V |
|  |  | B0 - $\overline{\text { 7 }}$ | -0.5 to +3.5 |  |
| In | Input current | $\mathrm{V}_{\text {IN }}<0$ | -50 |  |
| $\mathrm{V}_{\text {OUT }}$ | Voltage applied to output in High output state |  | -0.5 to +7.0 | V |
| lout | Current applied to output in Low output state/High output state | AO0 - AO7 | -24, 24 | mA |
|  |  | $\overline{\mathrm{B}}$ - $\overline{\mathrm{B}} 7$ | 200 |  |
| TSTG | Storage temperature |  | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

### 3.3V BTL 8-bit latched/registered/pass-thru universal transceiver with $30 \Omega$ termination

## LIVE INSERTION SPECIFICATIONS

| SYMBOL | PARAMETER |  | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX |  |
| $\mathrm{V}_{\text {BIASV }}$ | Bias pin voltage | Voltage difference between the Bias voltage and $\mathrm{V}_{\mathrm{CC}}$ after the PCB is plugged in. | - | - | 0.5 | V |
| I BIASV | Bias pin (IBIASV) input DC current | $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}$, Bias V $=3.6 \mathrm{~V}$ |  |  | 1.2 | mA |
|  |  | $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$, Bias $\mathrm{V}=3.6 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |
| $V_{\text {Bn }}$ | Bus voltage during prebias | $\overline{\mathrm{BO}}-\overline{\mathrm{B7}}=0 \mathrm{~V}$, Bias V $=3.3 \mathrm{~V}$ | 1.62 |  | 2.1 | V |
| ILM | Fall current during prebias | $\overline{\mathrm{B0}}-\overline{\mathrm{B7}}=2 \mathrm{~V}$, Bias $\mathrm{V}=1.3$ to 2.5 V |  |  | 1 | $\mu \mathrm{A}$ |
| IHM | Rise current during prebias | $\overline{\mathrm{B0}}-\overline{\mathrm{B7}}=1 \mathrm{~V}$, Bias V $=3$ to 3.6 V | -1 |  |  | $\mu \mathrm{A}$ |
| I- $\overline{\text { Bn }}$ PEAK | Peak bus current during insertion | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=0 \text { to } 3.3 \mathrm{~V}, \overline{\mathrm{BO}}-\mathrm{B7}=0 \text { to } 2.0 \mathrm{~V}, \\ & \text { Bias } \mathrm{V}=2.7 \text { to } 3.6 \mathrm{~V}, \mathrm{OEBO}=0.8 \mathrm{~V}, \mathrm{t}_{\mathrm{r}}=2 \mathrm{~ns} \end{aligned}$ |  |  | 10 | mA |
| Ioloff | Power up current | $\mathrm{V}_{\text {CC }}=0$ to 3.3V, OEB0 $=0.8 \mathrm{~V}$ |  |  | 100 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=0$ to $1.2 \mathrm{~V}, \mathrm{OEB} 0=0$ to 5 V |  |  | 100 |  |
| $\mathrm{t}_{\mathrm{GR}}$ | Input glitch rejection | $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$ | 1.0 | 1.35 |  | ns |

## DC ELECTRICAL CHARACTERISTICS

Over recommended operating free-air temperature range unless otherwise noted.

| symbol | parameter |  | test conditions ${ }^{1}$ | limits |  |  | unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | min | typ ${ }^{2}$ | max |  |
| $\mathrm{IOH}^{\text {l }}$ | High level output current | $\overline{\mathrm{B0}}$ - $\overline{\mathrm{B}}$ |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IL}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{OH}}=1.9 \mathrm{~V}$ |  |  | 100 | $\mu \mathrm{A}$ |
| loff | Power-off output current | B0-B7 | $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}, \mathrm{~V}_{\text {IL }}=\mathrm{MAX}, \mathrm{V}_{\mathrm{OH}}=1.9 \mathrm{~V}$ |  |  | 100 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}, \mathrm{~V}_{\text {IL }}=\mathrm{MAX}, \mathrm{V}_{\mathrm{OH}}=1.9 \mathrm{~V} @ 85^{\circ} \mathrm{C}$ |  |  | 300 |  |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage | AOO-AO7 ${ }^{3}$ | $\mathrm{V}_{\mathrm{CC}}=$ MIN to MAX; $\mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}$ | $\begin{aligned} & V_{c c} \\ & -0.2 \end{aligned}$ |  |  | V |
|  |  |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ; \mathrm{I}_{\mathrm{OH}}=-8 \mathrm{~mA}$ | 2.4 |  |  | V |
|  |  |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ; \mathrm{IOH}=-32 \mathrm{~mA}$ | 2.0 |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Low-level output voltage | AOO-AO7 ${ }^{3}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ; \mathrm{I}_{\mathrm{LL}}=16 \mathrm{~mA}$ |  |  | 0.4 | V |
|  |  |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN} ; \mathrm{I}_{\mathrm{OL}}=32 \mathrm{~mA}$ |  |  | 0.8 | VV |
|  |  | B0-B7 | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OL}}=4 \mathrm{~mA}$ | 0.5 |  |  |  |
|  |  |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{IOL}=100 \mathrm{~mA}$ | 0.75 | 1.0 | 1.20 |  |
| $\mathrm{V}_{\mathrm{IK}}$ | Input clamp voltage |  | $\mathrm{V}_{\text {CC }}=\mathrm{MIN}, \mathrm{I}_{\mathrm{I}}=\mathrm{I}_{\mathrm{IK}}=-18 \mathrm{~mA}$ |  | -0.85 | -1.2 | V |
| 1 | Input leakage current | Control pins | $\mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V} ; \mathrm{V}_{1}=\mathrm{V}_{\mathrm{CC}}$ or 300 mV |  |  | $\pm 1.0$ | $\mu \mathrm{A}$ |
|  |  | $\begin{aligned} & \text { Control/ } \\ & \text { Al0 - Al7 } \end{aligned}$ | $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}$ or $3.6 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=5.5 \mathrm{~V}$ |  |  | 10 |  |
|  |  | AIO - Al7 | $\mathrm{V}_{\text {CC }}=3.6 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {CC }}$ |  |  | 1 |  |
|  |  | Note 4 | $\mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=300 \mathrm{mV}$ |  |  | -5 |  |
| $\mathrm{IIH}^{\text {H }}$ | High-level input current | B0-B7 | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{I}}=1.9 \mathrm{~V}$ |  |  | 100 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{1}=3.5 \mathrm{~V}$, note 5 | 100 |  |  | mA |
|  |  |  | $\mathrm{V}_{\text {CC }}=\mathrm{MAX}, \mathrm{V}_{1}=3.75 \mathrm{~V}$, Note $5 @-40^{\circ} \mathrm{C}$ | 100 |  |  |  |
| IIL | Low-level input current | B0-B7 | $\mathrm{V}_{C C}=\mathrm{MAX}, \mathrm{V}_{1}=0.75 \mathrm{~V}$ |  |  | -100 | $\mu \mathrm{A}$ |
| $\mathrm{l}_{\text {OZH }}$ | Off-state output current | AO0 - AO7 | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{O}}=3 \mathrm{~V}$ |  |  | 5 | $\mu \mathrm{A}$ |
| lozl | Off-state output current | AO0 - AO7 | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{O}}=0.5 \mathrm{~V}$ |  |  | -5 | $\mu \mathrm{A}$ |
| ${ }^{\mathrm{I} C \mathrm{CH}}$ $I_{\mathrm{CCL}}$ | Supply current (total) | $B \rightarrow A$ | $\mathrm{V}_{\mathrm{CC}}=$ MAX, outputs High |  | 14 | 31 | mA |
|  |  |  | $\mathrm{V}_{\text {CC }}=\mathrm{MAX}$, outputs Low |  | 17 | 38 |  |
| ICCZ | Supply current |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}$ |  | 22 | 55 | mA |
| $\mathrm{I}_{\mathrm{CCH}}$$\mathrm{I}_{\mathrm{CLL}}$ | Supply current (total) | $A \rightarrow B$ | $\mathrm{V}_{\text {CC }}=$ MAX, outputs High |  | 14 | 32 | mA |
|  |  |  | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}$, outputs Low |  | 9 | 18 |  |
| ICCz | Supply current |  | $V_{C C}=M A X$ |  | 14 | 33 | mA |

## NOTES:

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operation conditions for the applicable type.
2. All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
3. Due to test equipment limitations, actual test conditions are $\mathrm{V}_{\mathrm{IH}}=1.8 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{IL}}=1.3 \mathrm{~V}$ for the B side.
4. Unused pins are at $\mathrm{V}_{\mathrm{CC}}$ or GND.
5. For B port input voltage between 3 and 5 volt; $\mathrm{I}_{\mathrm{IH}}$ will be greater than 100 mA but the part will continue to function normally (clamping circuit is active).

### 3.3V BTL 8-bit latched/registered/pass-thru universal transceiver with $30 \Omega$ termination

AC ELECTRICAL CHARACTERISTICS INDUSTRIAL AND COMMERCIAL (A TO B)

| SYMBOL | PARAMETER | TEST CONDITION | $\begin{gathered} \mathrm{T}_{\mathrm{amb}}=+25^{\circ} \mathrm{C}, \mathrm{~V}_{\mathrm{Cc}}=3.3 \mathrm{~V}, \\ \mathbf{R}_{\mathrm{L}}=9 \Omega \end{gathered}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{amb}}=-40 \text { to }+85^{\circ} \mathrm{C}, \\ \mathrm{~V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 10 \%, \\ \mathrm{R}_{\mathrm{L}}=9 \Omega \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | MAX |  |
| $\begin{aligned} & \text { tpLH } \\ & t_{\text {PHL }} \end{aligned}$ | Propagation delay, An to Bn through latch |  | $\begin{aligned} & 1.2 \\ & 1.2 \end{aligned}$ | $\begin{aligned} & 2.7 \\ & 2.6 \end{aligned}$ | $\begin{aligned} & 4.8 \\ & 4.3 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 5.3 \\ & 4.9 \end{aligned}$ | ns |
| $\begin{aligned} & \text { tpLH } \\ & \text { tpHL } \\ & \hline \end{aligned}$ | Propagation delay, An to Bn transparent latch |  | $\begin{aligned} & \hline 1.3 \\ & 1.8 \\ & \hline \end{aligned}$ | $\begin{aligned} & 3.2 \\ & 3.7 \end{aligned}$ | $\begin{aligned} & 5.2 \\ & 5.6 \\ & \hline \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 1.6 \end{aligned}$ | $6.1$ | ns |
| $\begin{aligned} & \text { tpLH } \\ & t_{\text {PHL }} \end{aligned}$ | Propagation delay, LCAB to Bn latch |  | $\begin{aligned} & 2.0 \\ & 2.3 \end{aligned}$ | $\begin{aligned} & 3.8 \\ & 4.3 \end{aligned}$ | $\begin{aligned} & 5.8 \\ & 6.3 \end{aligned}$ | $\begin{aligned} & 1.2 \\ & 1.8 \end{aligned}$ | $\begin{aligned} & 7.0 \\ & 7.3 \end{aligned}$ | ns |
| $\begin{aligned} & \text { tpLH } \\ & \mathrm{t}_{\mathrm{tPHL}} \\ & \hline \end{aligned}$ | Propagation delay, LCAB to Bn register |  | $\begin{aligned} & 2.1 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 3.8 \\ & 4.3 \end{aligned}$ | $\begin{aligned} & 5.7 \\ & 6.5 \end{aligned}$ | $\begin{aligned} & 1.4 \\ & 1.8 \end{aligned}$ | $\begin{aligned} & 6.9 \\ & 7.3 \end{aligned}$ | ns |
| $\begin{aligned} & \text { tpLH } \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Propagation delay, SABX to Bn inverting |  | $\begin{aligned} & 1.2 \\ & 2.3 \end{aligned}$ | $\begin{aligned} & 4.3 \\ & 5.1 \end{aligned}$ | $\begin{aligned} & \hline 7.6 \\ & 8.0 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 9.2 \\ & 8.7 \end{aligned}$ | ns |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | Propagation delay, SABX to Bn non-inverting |  | $\begin{aligned} & 1.8 \\ & 1.8 \end{aligned}$ | $\begin{aligned} & 4.0 \\ & 5.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 6.4 \\ & 8.5 \\ & \hline \end{aligned}$ | $\begin{aligned} & 1.1 \\ & 1.6 \end{aligned}$ | $\begin{aligned} & 8.0 \\ & 9.8 \\ & \hline \end{aligned}$ | ns |
| $\begin{aligned} & \text { tpLH } \\ & t_{\text {tpHL }} \\ & \hline \end{aligned}$ | OEBn to Bn |  | $\begin{aligned} & \hline 1.6 \\ & 1.6 \\ & \hline \end{aligned}$ | $\begin{aligned} & 3.4 \\ & 3.4 \\ & \hline \end{aligned}$ | $\begin{aligned} & 5.4 \\ & 5.3 \\ & \hline \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 1.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 6.0 \\ & 7.2 \\ & \hline \end{aligned}$ | ns |

AC ELECTRICAL CHARACTERISTICS INDUSTRIAL AND COMMERCIAL (A TO B)

| SYMBOL | PARAMETER | TEST CONDITION | $\begin{gathered} \mathrm{T}_{\mathrm{amb}}=+25^{\circ} \mathrm{C}, \mathrm{~V}_{\mathrm{cc}}=3.3 \mathrm{~V}, \\ \mathrm{R}_{\mathrm{L}}=16.5 \Omega \end{gathered}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{amb}}=-40 \text { to }+85^{\circ} \mathrm{C}, \\ \mathrm{~V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 10 \%, \\ \mathrm{R}_{\mathrm{L}}=16.5 \Omega \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | MAX |  |
| $\begin{aligned} & \text { tpLH } \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Propagation delay, An to Bn through latch |  | $\begin{aligned} & \hline 1.2 \\ & 1.2 \end{aligned}$ | $\begin{aligned} & 2.8 \\ & 2.4 \end{aligned}$ | $\begin{aligned} & 4.5 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 5.7 \\ & 4.6 \end{aligned}$ | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHLL}} \\ & \hline \end{aligned}$ | Propagation delay, An to Bn transparent latch |  | $\begin{aligned} & 1.4 \\ & 1.7 \\ & \hline \end{aligned}$ | $\begin{aligned} & 3.2 \\ & 3.5 \end{aligned}$ | $\begin{aligned} & 5.1 \\ & 5.4 \\ & \hline \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 1.3 \\ & \hline \end{aligned}$ | $\begin{aligned} & 6.1 \\ & 5.9 \end{aligned}$ | ns |
| $\begin{aligned} & \text { tpLH } \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Propagation delay, LCAB to Bn latch |  | $\begin{aligned} & 2.0 \\ & 2.2 \end{aligned}$ | $\begin{aligned} & 3.8 \\ & 4.1 \end{aligned}$ | $\begin{aligned} & 5.6 \\ & 6.1 \end{aligned}$ | $\begin{aligned} & 1.3 \\ & 1.6 \end{aligned}$ | $\begin{aligned} & 6.9 \\ & 7.0 \end{aligned}$ | ns |
| tpLH tpHL | Propagation delay, LCAB to Bn register |  | $\begin{aligned} & 2.0 \\ & 2.2 \end{aligned}$ | $\begin{aligned} & 3.9 \\ & 4.1 \end{aligned}$ | $\begin{aligned} & 5.9 \\ & 6.1 \\ & \hline \end{aligned}$ | $\begin{aligned} & 1.2 \\ & 1.6 \end{aligned}$ | $\begin{aligned} & 7.7 \\ & 7.0 \\ & \hline \end{aligned}$ | ns |
| $\begin{aligned} & \text { tpLH } \\ & \mathrm{t}_{\mathrm{PH}} \end{aligned}$ | Propagation delay, SABX to Bn inverting |  | $\begin{aligned} & 1.2 \\ & 1.8 \end{aligned}$ | $\begin{aligned} & 4.6 \\ & 4.7 \end{aligned}$ | $\begin{aligned} & 8.6 \\ & 7.9 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 1.6 \end{aligned}$ | $\begin{gathered} 10.4 \\ 8.7 \end{gathered}$ | ns |
| $\begin{aligned} & \text { tpLH } \\ & t_{\text {PHLL }} \\ & \hline \end{aligned}$ | Propagation delay, SABX to Bn non-inverting |  | $\begin{aligned} & 1.3 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & 4.5 \\ & 4.6 \end{aligned}$ | $\begin{aligned} & 8.2 \\ & 8.2 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 1.2 \end{aligned}$ | $\begin{gathered} 10.0 \\ 9.1 \end{gathered}$ | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \\ & \hline \end{aligned}$ | OEBn to Bn |  | $\begin{aligned} & 1.5 \\ & 1.5 \\ & \hline \end{aligned}$ | $\begin{aligned} & 3.4 \\ & 3.2 \\ & \hline \end{aligned}$ | $\begin{aligned} & 5.2 \\ & 5.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 1.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 6.3 \\ & 7.0 \\ & \hline \end{aligned}$ | ns |

### 3.3V BTL 8-bit latched/registered/pass-thru universal transceiver with $30 \Omega$ termination

AC ELECTRICAL CHARACTERISTICS INDUSTRIAL AND COMMERCIAL (B TO A)

| SYMBOL | PARAMETER | TEST CONDITION | $\mathrm{T}_{\mathrm{amb}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{cc}}=3.3 \mathrm{~V}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{amb}}=-40 \text { to }+85^{\circ} \mathrm{C}, \\ \mathrm{~V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 10 \% \end{gathered}$ |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | MAX |  |
| $\begin{aligned} & \text { tpLH } \\ & t_{\text {PHLL }} \end{aligned}$ | Propagation delay, <br> $\bar{B} n$ to An through mode |  | $\begin{aligned} & 2.2 \\ & 2.9 \end{aligned}$ | $\begin{aligned} & 4.6 \\ & 5.4 \end{aligned}$ | $\begin{aligned} & 7.0 \\ & 7.8 \end{aligned}$ | $\begin{aligned} & 1.6 \\ & 2.5 \end{aligned}$ | $\begin{aligned} & 8.1 \\ & 9.2 \end{aligned}$ | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PH}} \end{aligned}$ | Propagation delay, <br> Bn to An transparent latch |  | $\begin{aligned} & 3.1 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 5.6 \\ & 5.6 \end{aligned}$ | $\begin{aligned} & 8.1 \\ & 8.1 \end{aligned}$ | $\begin{aligned} & 2.1 \\ & 2.8 \end{aligned}$ | $\begin{aligned} & 9.6 \\ & 9.4 \end{aligned}$ | ns |
| $\begin{aligned} & \text { tpLH } \\ & t_{\text {tpHL }} \end{aligned}$ | Propagation delay, LCAB to An latch |  | $\begin{aligned} & 1.9 \\ & 1.7 \end{aligned}$ | $\begin{aligned} & 3.7 \\ & 3.5 \end{aligned}$ | $\begin{aligned} & 6.1 \\ & 5.2 \end{aligned}$ | $\begin{aligned} & 1.3 \\ & 1.2 \end{aligned}$ | $\begin{aligned} & 7.5 \\ & 6.0 \end{aligned}$ | ns |
| $\begin{aligned} & \mathrm{tPLH}^{2} \\ & \mathrm{t}_{\mathrm{PHLL}} \\ & \hline \end{aligned}$ | Propagation delay, LCAB to An register |  | $\begin{aligned} & 1.7 \\ & 2.3 \\ & \hline \end{aligned}$ | $\begin{aligned} & 3.9 \\ & 4.3 \\ & \hline \end{aligned}$ | $\begin{aligned} & 6.0 \\ & 6.2 \end{aligned}$ | $\begin{aligned} & 1.1 \\ & 1.9 \end{aligned}$ | $\begin{aligned} & 7.1 \\ & 7.0 \end{aligned}$ | ns |
| $\begin{aligned} & \text { tpLH } \\ & \mathrm{t}_{\mathrm{PH}} \end{aligned}$ | Propagation delay, SABX to An inverting |  | $\begin{aligned} & 2.1 \\ & 2.6 \end{aligned}$ | $\begin{aligned} & 4.5 \\ & 4.9 \end{aligned}$ | $\begin{aligned} & \hline 6.8 \\ & 7.1 \end{aligned}$ | $\begin{aligned} & 1.6 \\ & 2.1 \end{aligned}$ | $\begin{aligned} & 8.2 \\ & 7.7 \end{aligned}$ | ns |
| tpLH $\mathrm{t}_{\mathrm{PHL}}$ | Propagation delay, SABX to An non-inverting |  | $\begin{aligned} & 1.2 \\ & 1.9 \\ & \hline \end{aligned}$ | $\begin{aligned} & 4.1 \\ & 4.3 \end{aligned}$ | $\begin{aligned} & 9.2 \\ & 6.6 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 1.6 \end{aligned}$ | $\begin{aligned} & 9.9 \\ & 7.5 \end{aligned}$ | ns |
| $\begin{aligned} & \text { tpLH } \\ & \mathrm{t}_{\mathrm{PHLL}} \\ & \hline \end{aligned}$ | Propagation delay, Aln to AOn loopback |  | $\begin{aligned} & 2.2 \\ & 2.2 \\ & \hline \end{aligned}$ | $\begin{aligned} & 4.5 \\ & 4.5 \end{aligned}$ | $\begin{aligned} & 6.7 \\ & 6.7 \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 1.6 \end{aligned}$ | $\begin{aligned} & 7.9 \\ & 7.8 \end{aligned}$ | ns |
| $\begin{aligned} & \text { tpLH } \\ & t_{\text {PHL }} \end{aligned}$ | Propagation delay, <br> LPBK to An non-inverting or inverting |  | $\begin{aligned} & 1.7 \\ & 1.2 \end{aligned}$ | $\begin{aligned} & 4.6 \\ & 5.4 \end{aligned}$ | $\begin{aligned} & 7.5 \\ & 9.6 \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 1.0 \end{aligned}$ | $\begin{gathered} 9.3 \\ 11.1 \end{gathered}$ | ns |
| $\begin{aligned} & \text { tpzH } \\ & t_{\text {tpHz }} \\ & \hline \end{aligned}$ | Propagation delay, OEA to An |  | $\begin{array}{r} 2.1 \\ 2.3 \\ \hline \end{array}$ | $\begin{aligned} & 4.6 \\ & 5.2 \\ & \hline \end{aligned}$ | $\begin{aligned} & 6.8 \\ & 8.1 \end{aligned}$ | $\begin{aligned} & 1.8 \\ & 2.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 7.7 \\ & 9.2 \\ & \hline \end{aligned}$ | ns |
| $\begin{aligned} & \text { tpZH } \\ & \text { tpH } \end{aligned}$ | Propagation delay, OEA to An |  | $\begin{aligned} & 2.0 \\ & 1.2 \end{aligned}$ | $\begin{aligned} & 4.5 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & \hline 7.0 \\ & 4.7 \end{aligned}$ | $\begin{aligned} & 1.8 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 7.6 \\ & 5.3 \end{aligned}$ | ns |

### 3.3V BTL 8-bit latched/registered/pass-thru universal transceiver with $30 \Omega$ termination

## AC SETUP REQUIREMENTS INDUSTRIAL AND COMMERCIAL

| SYMBOL | PARAMETER | TEST CONDITION | LIMITS |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} \mathrm{T}_{\mathrm{amb}} & =+25^{\circ} \mathrm{C}, \mathrm{~V}_{\mathrm{cc}} \\ & =3.3 \mathrm{~V} \end{aligned}$ | $\begin{gathered} \mathrm{T}_{\mathrm{amb}}=-40 \text { to }+85^{\circ} \mathrm{C}, \\ \mathrm{~V}_{\mathrm{cc}}=3.3 \mathrm{~V} \pm 10 \% \end{gathered}$ |  |
|  |  |  | $\begin{gathered} C_{L}=50 \mathrm{pF}(A \text { side }) / C_{D}=30 \mathrm{pF}(B \text { side }) \\ R_{L}=500 \Omega(A \text { side }) / R_{U}=9 \Omega \text { (B side) } \end{gathered}$ |  |  |
|  |  |  | MIN | MIN |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{s}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{s}}(\mathrm{~L}) \\ & \hline \end{aligned}$ | Setup time <br> Aln to LCAB or $\overline{B n}$ to LCBA |  | $\begin{aligned} & 3.0 \\ & 3.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 4.0 \\ & 4.0 \\ & \hline \end{aligned}$ | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{h}}(\mathrm{H}) \\ & \mathrm{th}_{\mathrm{h}}(\mathrm{~L}) \\ & \hline \end{aligned}$ | Hold time (latch mode) <br> Aln to LCAB |  | $\begin{aligned} & 6.0 \\ & 5.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 6.5 \\ & 5.5 \\ & \hline \end{aligned}$ | ns |
| $\begin{aligned} & \hline \mathrm{t}_{\mathrm{h}}(\mathrm{H}) \\ & \mathrm{th}_{\mathrm{h}}(\mathrm{~L}) \end{aligned}$ | Hold time (register mode) <br> Aln to LCAB |  | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 1.3 \\ & 1.3 \end{aligned}$ | ns |
| $\begin{aligned} & \hline \mathrm{th}_{\mathrm{h}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{h}}(\mathrm{~L}) \\ & \hline \end{aligned}$ | Hold time (latch mode) <br> $\bar{B}$ n to LCAB |  | $\begin{aligned} & 1.5 \\ & 1.5 \\ & \hline \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 2.0 \\ & \hline \end{aligned}$ | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{h}}(\mathrm{H}) \\ & \mathrm{th}_{\mathrm{h}}(\mathrm{~L}) \\ & \hline \end{aligned}$ | Hold time (register mode) <br> Bn to LCAB |  | $\begin{aligned} & 1.0 \\ & 1.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 1.3 \\ & 1.3 \end{aligned}$ | ns |
| $\begin{aligned} & \hline \mathrm{t}_{\mathrm{w}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{w}}(\mathrm{~L}) \\ & \hline \end{aligned}$ | Pulse width, High or Low Aln to LCAB or Bn to LCBA |  | $\begin{aligned} & 3.0 \\ & 3.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 4.0 \\ & 4.0 \\ & \hline \end{aligned}$ | ns |

## AC SETUP REQUIREMENTS INDUSTRIAL AND COMMERCIAL

| SYMBOL | PARAMETER | TEST CONDITION | LIMITS |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} \mathrm{T}_{\mathrm{amb}} & =+25^{\circ} \mathrm{C}, \mathrm{~V}_{\mathrm{cc}} \\ & =3.3 \mathrm{~V} \end{aligned}$ | $\begin{gathered} \mathrm{T}_{\mathrm{amb}}=-40 \text { to }+85^{\circ} \mathrm{C}, \\ \mathrm{~V}_{\mathrm{cc}}=3.3 \mathrm{~V} \pm 10 \% \end{gathered}$ |  |
|  |  |  | $\begin{gathered} C_{L}=50 \mathrm{pF}(\mathrm{~A} \text { side }) / C_{D}=30 \mathrm{pF}(\mathrm{~B} \text { side }) \\ R_{\mathrm{L}}=500 \Omega \text { (A side) } / \mathrm{R}_{\mathrm{U}}=16.5 \Omega \text { (B side) } \end{gathered}$ |  |  |
|  |  |  | MIN | MIN |  |
| $\begin{aligned} & \hline \mathrm{t}_{\mathrm{s}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{s}}(\mathrm{~L}) \\ & \hline \end{aligned}$ | Setup time <br> Aln to LCAB or $\overline{B n}$ to LCBA |  | $\begin{aligned} & 3.0 \\ & 3.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 4.0 \\ & 4.0 \\ & \hline \end{aligned}$ | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{h}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{h}}(\mathrm{~L}) \end{aligned}$ | Hold time (latch mode) Aln to LCAB |  | $\begin{aligned} & 6.0 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & 6.5 \\ & 5.5 \end{aligned}$ | ns |
| $\begin{aligned} & \hline \mathrm{t}_{\mathrm{h}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{h}}(\mathrm{~L}) \end{aligned}$ | Hold time (register mode) <br> Aln to LCAB |  | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & \hline 1.3 \\ & 1.3 \end{aligned}$ | ns |
| $\begin{aligned} & t_{h}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{h}}(\mathrm{~L}) \end{aligned}$ | Hold time (latch mode) Bn to LCAB |  | $\begin{aligned} & 1.5 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 2.0 \end{aligned}$ | ns |
| $\begin{aligned} & \hline \mathrm{t}_{\mathrm{h}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{h}}(\mathrm{~L}) \end{aligned}$ | Hold time (register mode) <br> Bn to LCAB |  | $\begin{aligned} & 1.0 \\ & 1.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 1.3 \\ & 1.3 \end{aligned}$ | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{w}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{w}}(\mathrm{~L}) \end{aligned}$ | Pulse width, High or Low Aln to LCAB or Bn to LCBA |  | $\begin{aligned} & \hline 3.0 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 4.0 \\ & 4.0 \end{aligned}$ | ns |

### 3.3V BTL 8-bit latched/registered/pass-thru universal transceiver with $30 \Omega$ termination

## AC WAVEFORMS



Waveform 1. Propagation Delay for Data or Output Enable to Output


Waveform 3. Output to Output Skew


Waveform 5. 3-State Output Enable Time to High Level and Output Disable Time from High Level


Waveform 2. Propagation Delay for Data or Output Enable to Output


Waveform 4. Setup and Hold Times, Pulse Widths and Maximum Frequency


Waveform 6. 3-State Output Enable Time to Low Level and Output Disable Time from Low Level

### 3.3V BTL 8-bit latched/registered/pass-thru universal transceiver with $30 \Omega$ termination

## TEST CIRCUIT AND WAVEFORMS



detail X


DIMENSIONS (mm are the original dimensions)

| UNIT | $\mathbf{A}$ <br> max. | $\mathbf{A}_{\mathbf{1}}$ | $\mathbf{A}_{\mathbf{2}}$ | $\mathbf{A}_{\mathbf{3}}$ | $\mathbf{b}_{\mathbf{p}}$ | $\mathbf{c}$ | $\mathbf{D}^{(1)}$ | $\mathbf{E}^{(1)}$ | $\mathbf{e}$ | $\mathbf{H}_{\mathbf{D}}$ | $\mathbf{H}_{\mathbf{E}}$ | $\mathbf{L}$ | $\mathbf{L}_{\mathbf{p}}$ | $\mathbf{Q}$ | $\mathbf{v}$ | $\mathbf{w}$ | $\mathbf{y}$ | $\mathbf{Z}_{\mathbf{D}}{ }^{(1)}$ | $\mathbf{Z}_{\mathbf{E}}{ }^{(1)}$ | $\theta^{(12.1}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| mm | 2.45 | 0.45 | 2.10 | 0.25 | 0.38 | 0.23 | 10.1 | 10.1 | 0.65 | 13.45 | 13.45 | 1.60 | 0.95 | 1.05 | 0.20 | 0.12 | 0.10 | 1.24 | 1.24 | $7^{0}$ |
| 0.25 | 1.95 | 0.22 | 0.13 | 9.9 | 9.9 | 0.65 | 12.95 | 0.95 | $0^{\circ}$ |  |  |  |  |  |  |  |  |  |  |  |

## Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

| OUTLINE VERSION | REFERENCES |  |  | EUROPEAN PROJECTION | ISSUE DATE |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | IEC | JEDEC | EIAJ |  |  |
| SOT379-1 |  | MO-108 |  | - ( | 95-02-04 |

### 3.3V BTL 8-bit latched/registered/pass-thru Futurebus+ universal interface transceiver

Data sheet status

| Data sheet <br> status | Product <br> status | Definition [1] |
| :--- | :--- | :--- |
| Objective <br> specification | Development | This data sheet contains the design target or goal specifications for product development. <br> Specification may change in any manner without notice. |
| Preliminary <br> specification | Qualification | This data sheet contains preliminary data, and supplementary data will be published at a later date. <br> Philips Semiconductors reserves the right to make chages at any time without notice in order to <br> improve design and supply the best possible product. |
| Product <br> specification | Production | This data sheet contains final specifications. Philips Semiconductors reserves the right to make <br> changes at any time without notice in order to improve design and supply the best possible product. |

[1] Please consult the most recently issued datasheet before initiating or completing a design.

## Definitions

Short-form specification - The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.
Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information - Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

## Disclaimers

Life support - These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes - Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

## Philips Semiconductors

811 East Arques Avenue
P.O. Box 3409

Sunnyvale, California 94088-3409
Telephone 800-234-7381


PHILIPS

