

FDD8451

N-Channel PowerTrench[®] MOSFET 40V, 28A, $24m\Omega$

Features

- Max $r_{DS(on)} = 24m\Omega$ at $V_{GS} = 10V$, $I_D = 9A$
- Max $r_{DS(on)} = 30m\Omega$ at $V_{GS} = 4.5V$, $I_D = 7A$
- Low gate charge
- Fast Switching
- High performance trench technology for extremely low r_{DS(on)}
- RoHS compliant





General Description

This N-Channel MOSFET has been designed specifically to improve the overall efficiency of DC/DC converters using either synchronous or conventional switching PWM controllers. It has been optimized for low gate charge, fast switching speed and extremely low $r_{DS(on)}. \label{eq:posterior}$

Application

- DC/DC converter
- Backlight inverter





MOSFET Maximum Ratings T_C = 25°C unless otherwise noted

Symbol	Parameter	Ratings	Units
V_{DS}	Drain to Source Voltage	40	V
V_{GS}	Gate to Source Voltage	±20	V
	Drain Current -Continuous @T _C =25°C	28	
I_D	-Continuous @T _A =25°C	9	Α
	-Pulsed (Note	1) 78	
E _{AS}	Single Pulse Avalanche Energy (Note	2) 20	mJ
P_{D}	Power Dissipation	37	W
T _J , T _{STG}	Operating and Storage Temperature	-55 to 150	°C

Thermal Characteristics

$R_{\theta JC}$	Thermal Resistance, Junction to Case	4.1	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	40	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	96	°C/W

Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDD8451	FDD8451	D-PAK(TO-252)	13"	12mm	2500 units

Electrical Characteristics $T_J = 25^{\circ}C$ unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Chara	cteristics					
BV _{DSS}	Drain to Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	40			V
$\frac{\Delta BV_{DSS}}{\Delta T_{J}}$	Breakdown Voltage Temperature Coefficient	I _D = 250μA, referenced to 25°C		33.5		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 32V, V _{GS} = 0V			1	μА
I _{GSS}	Gate to Source Leakage Current	$V_{GS} = \pm 20V, V_{DS} = 0V$			±100	nA

On Characteristics

$V_{GS(th)}$	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250 \mu A$	1	1.7	3	V	
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	I_D = 250μA, referenced to 25°C		-5.7		mV/°C	
		V _{GS} = 10V, I _D = 9A		19	24		
r		$V_{GS} = 4.5V, I_D = 7A$		23	30	mΩ	
r _{DS(on)}		V _{GS} = 10V, I _D = 9A T _J = 150°C		32	41	11152	
9 _{FS}	Forward Transcondductance	$V_{DS} = 5V, I_{D} = 9A$		29		S	

Dynamic Characteristics

C _{iss}	Input Capacitance	\\ - 20\\ \\ - 0\\	742	990	pF
Coss	Output Capacitance	$V_{DS} = 20V, V_{GS} = 0V,$ f = 1MHz	112	150	pF
C _{rss}	Reverse Transfer Capacitance	1 - 1101112	72	110	pF
R _a	Gate Resistance	f = 1MHz	1.1		Ω

Switching Characteristics

$t_{d(on)}$	Turn-On Delay Time		7	14	ns
t _r	Rise Time	$V_{DD} = 20V, I_{D} = 1A$ $V_{GS} = 10V, R_{GS} = 6\Omega$	2	10	ns
t _{d(off)}	Turn-Off Delay Time	V _{GS} = 10V, K _{GS} = 012	19	34	ns
t _f	Fall Time		5	10	ns
Q_g	Total Gate Charge at 10V		14	20	nC
Q_g	Total Gate Charge at 5V	V _{DS} = 20V, I _D = 9A	7.7	11	nC
Q_{gs}	Gate to Source Gate Charge	V_{DS} = 20V, I_{D} = 9A V_{GS} = 10V	2.3		nC
Q_{gd}	Gate to Drain "Miller" Charge		3.2		nC

Drain-Source Diode Characteristics

V_{SD}	Source to Drain Diode Forward Voltage	$V_{GS} = 0V, I_{S} = 9A$	0.87	1.2	V
t _{rr}	Reverse Recovery Time	$I_F = 9A$, di/dt = 100A/ μ s	25	38	ns
Q _{rr}	Reverse Recovery Charge	$I_F = 9A$, di/dt = 100A/ μ s	19	29	nC

Pulse time < 300µs, Duty cycle = 2%.
Starting T_J = 25°C, L = 0.1mH, I_{AS} = 20A, V_{DD} = 36V, V_{GS} = 10V.

Typical Characteristics T_J = 25°C unless otherwise noted




Figure 1. On Region Characteristics




Figure 3. Normalized On Resistance vs Junction Temperature




Figure 5. Transfer Characteristics




Figure 2. Normalized On-Resistance vs Drain Current and Gate Voltage




Figure 4. On-Resistance vs Gate to Source Voltage





Figure 6. Source to Drain Diode Forward Voltage vs Source Current

FDD8451 Rev. B 3 www.fairchildsemi.com


Typical Characteristics $T_J = 25^{\circ}C$ unless otherwise noted



3000 | C_{iss} | C_{oss} | C_{oss}

Figure 7. Gate Charge Characteristics

Figure 8. Capacitance vs Drain to Source Voltage







Figure 9. Unclamped Inductive Switching Capability

Figure 10. Maximum Continuous Drain Current vs Case Temperature







Figure 11. Forward Bias Safe Operating Area

Figure 12. Single Pulse Maximum Power Dissipation

10¹



10⁻³

SINGLE PULSE

10⁻⁴

0.01

0.005 10⁻⁵

Figure 13. Transient Thermal Response Curve

10⁻²

t, RECTANGULAR PULSE DURATION (s)

NOTES: DUTY FACTOR: D = t₁/t₂

PEAK $T_J = P_{DM} \times Z_{\theta,JC} \times R_{\theta,JC} + T_C$

10°

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™	FAST [®]	ISOPLANAR™	PowerEdge™	SuperFET™
ActiveArray™	FASTr™	LittleFET™	PowerSaver™	SuperSOT™-3
Bottomless™	FPS™	MICROCOUPLER™	PowerTrench [®]	SuperSOT™-6
Build it Now™	FRFET™	MicroFET™	QFET [®]	SuperSOT™-8
CoolFET™	GlobalOptoisolator™	MicroPak™	QS™	SyncFET™
CROSSVOLT™	GTO™	MICROWIRE™	QT Optoelectronics™	TCM™
DOME™	HiSeC™	MSX™	Quiet Series™	TinyLogic [®]
EcoSPARK™	I ² C™	MSXPro™	RapidConfigure™	TINYOPTO™
E ² CMOS™	i-Lo™	OCX™	RapidConnect™	TruTranslation™
EnSigna™	ImpliedDisconnect™	OCXPro™	μSerDes™	UHC™
FACT™	IntelliMAX™	OPTOLOGIC [®]	ScalarPump™	UltraFET [®]
FACT Quiet Series™		OPTOPLANAR™	SILENT SWITCHER®	UniFET™
Aaraaa tha baard Ara	ad tha .warld TM	PACMAN™	SMART START™	VCX™
Across the board. Aro	_	POP™	SPM™	Wire™
The Power Franchise		Power247™	Stealth™	
Programmable Active	Droop™			

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER 1TS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

Rev. I19