


- FEATURES
 - 25.5 dBm Linear Output Power at 12 GHz
 - 10 dB Power Gain at 12 GHz
 - 16.5 dB Maximum Stable Gain at 12 GHz
 - 12 dB Maximum Stable Gain at 24 GHz
 - ◆ 50% Power-Added Efficiency
 - ♦ 8V Operation



DIE SIZE (μ m): 400 x 400 μ m DIE THICKNESS: 75 μ m BONDING PADS (μ m): >75 x 70

DESCRIPTION AND APPLICATIONS

The FPD6836 is an AlGaAs/InGaAs pseudomorphic High Electron Mobility Transistor (PHEMT), featuring a 0.25 μ m by 360 μ m Schottky barrier gate, defined by high-resolution stepper-based photolithography. The recessed and offset Gate structure minimizes parasitics to optimize performance. The epitaxial structure and processing have been optimized for reliable medium-power applications. The FPD6836 also features Si₃N₄ passivation and is available in a low cost plastic package.

Typical applications include commercial and other narrowband and broadband high-performance amplifiers, including SATCOM uplink transmitters, PCS/Cellular low-voltage high-efficiency output amplifiers, and medium-haul digital radio transmitters.

• ELECTRICAL SPECIFICATIONS AT 22°C

Parameter	Symbol	Test Conditions	Min	Тур	Max	Units					
RF SPECIFICATIONS MEASURED AT $f = 12$ GHz USING CW SIGNAL											
Power at 1dB Gain Compression	P _{1dB}	$V_{DS} = 8 V$; $I_{DS} = 50\% I_{DSS}$	24.5	25.5		dBm					
Power Gain at P _{1dB}	G _{1dB}	$V_{DS} = 8 V$; $I_{DS} = 50\% I_{DSS}$	9.0	10.0		dB					
Power-Added Efficiency	PAE	$V_{DS} = 8 V; I_{DS} = 50\% I_{DSS}$ $P_{OUT} = P_{1dB}$		50		%					
Maximum Stable Gain (S_{21}/S_{12})	SSG										
f = 12 GHz		$V_{DS} = 8 V$; $I_{DS} = 50\% I_{DSS}$	15.5	16.5		dB					
<i>f</i> =24 GHz			11.0	12.0							
Saturated Drain-Source Current	I _{DSS}	$V_{DS} = 1.3 \text{ V}; V_{GS} = 0 \text{ V}$	90	110	135	mA					
Maximum Drain-Source Current	I _{MAX}	$V_{DS} = 1.3 \text{ V}; V_{GS} \cong +1 \text{ V}$		215		mA					
Transconductance	G _M	$V_{DS} = 1.3 \text{ V}; V_{GS} = 0 \text{ V}$		140		mS					
Gate-Source Leakage Current	I _{GSO}	$V_{GS} = -5 V$		1	10	μΑ					
Pinch-Off Voltage	V _P	$V_{DS} = 1.3 \text{ V}; I_{DS} = 0.36 \text{ mA}$	0.7	1.0	1.3	V					
Gate-Source Breakdown Voltage	V _{BDGS}	$I_{GS} = 0.36 \text{ mA}$	12.0	14.0		V					
Gate-Drain Breakdown Voltage	V _{BDGD}	$I_{GD} = 0.36 \text{ mA}$	14.5	16.0		V					
Thermal Resistivity (see Notes)	θ_{JC}	$V_{DS} > 3V$		125		°C/W					

ABSOLUTE MAXIMUM RATINGS¹

Parameter	Symbol	Test Conditions	Min	Max	Units
Drain-Source Voltage	V _{DS}	$-3V < V_{GS} < +0V$		8	V
Gate-Source Voltage	V _{GS}	$0V < V_{DS} < +8V$		-3	V
Drain-Source Current	I _{DS}	For $V_{DS} > 2V$		I _{DSS}	mA
Gate Current	I _G	Forward or reverse current		15	mA
RF Input Power ²	P _{IN}	Under any acceptable bias state		170	mW
Channel Operating Temperature	T _{CH}	Under any acceptable bias state		175	°C
Storage Temperature	T _{STG}	Non-Operating Storage	-40	150	°C
Total Power Dissipation	P _{TOT}	See De-Rating Note below		1.2	W
Gain Compression	Comp.	Under any bias conditions		5	dB
Simultaneous Combination of Limits ³		2 or more Max. Limits		80	%

 $^{^{1}}T_{\text{Ambient}} = 22^{\circ}\text{C}$ unless otherwise noted ^{2}Max . RF Input Limit must be further limited if input VSWR > 2.5:1

³Users should avoid exceeding 80% of 2 or more Limits simultaneously

Notes:

- Operating conditions that exceed the Absolute Maximum Ratings could result in permanent damage to the device.
- Thermal Resitivity specification assumes a Au/Sn eutectic die attach onto a Au-plated copper heatsink or rib.
 - Power Dissipation defined as: $P_{TOT} \equiv (P_{DC} + P_{IN}) P_{OUT}$, where
 - P_{DC}: DC Bias Power

P_{IN}: RF Input Power

P_{OUT}: RF Output Power

• Absolute Maximum Power Dissipation to be de-rated as follows above 22°C:

 $P_{TOT} = 1.2W - (0.008W/^{\circ}C) \times T_{HS}$

where T_{HS} = heatsink or ambient temperature.

Example: For a 85°C heatsink temperature: $P_{TOT} = 1.2W - (0.008 \text{ x} (85 - 22)) = 0.69W$

• HANDLING PRECAUTIONS

To avoid damage to the devices care should be exercised during handling. Proper Electrostatic Discharge (ESD) precautions should be observed at all stages of storage, handling, assembly, and testing. These devices should be treated as Class 1A per ESD-STM5.1-1998, Human Body Model. Further information on ESD control measures can be found in MIL-STD-1686 and MIL-HDBK-263.

ASSEMBLY INSTRUCTIONS

The recommended die attach is gold/tin eutectic solder under a nitrogen atmosphere. Stage temperature should be 280-290°C; maximum time at temperature is one minute. The recommended wire bond method is thermo-compression wedge bonding with 0.7 or 1.0 mil (0.018 or 0.025 mm) gold wire. Stage temperature should be 250-260°C.

APPLICATIONS NOTES & DESIGN DATA

Applications Notes are available from your local Filtronic Sales Representative or directly from the factory. Complete design data, including S-parameters, noise data, and large-signal models are available on the Filtronic web site.

All information and specifications are subject to change without notice.