

Photon Coupled Isolator H74A1

Ga As Infrared Emitting Diode & NPN Silicon Photo-Transistor

TTL Interface

The GE Solid State H74A1 provides logic to logic optical interfacing of TTL gates with guaranteed level compatibility in practical specified circuits. The H74A1 is a transistor output photo-coupled isolator specifically designed to eliminate ground loop cross talk and reflection problems when two distinct logic systems are coupled. It is guaranteed to couple 7400, 74H00 and 74S00 logic gates over the full TTL temperature and voltage ranges. This device is mounted in a dual-in-line plastic package. This device is also available in Surface-Mount packaging.




absolute maximum ratings: (25°C) (unless otherwise specified)

INFRARED EMITTING DIODE

Power Dissipation	$T_A = 25^\circ\text{C}$	*100	milliwatts
Power Dissipation	$T_C = 25^\circ\text{C}$	*100	milliwatts
(TC indicates collector lead temperature 1/32" from case)			
Forward Current (Continuous)	60	millamps	
Forward Current (Peak)	3	ampere	
(Pulse width 1μsec 300 pps)			
Reverse Voltage	6	volts	

*Derate 2.2mW/°C above 25°C.



SYMBOL	MILLIMETERS		INCHES		NOTES
	MIN	MAX	MIN	MAX	
A	8.38	8.88	.330	.360	1
B	7.62	REF	.300	REF	
C	—	8.64	—	.340	2
D	.406	.608	.016	.020	
E	—	5.08	—	.200	3
F	1.01	1.78	.040	.070	
G	2.28	2.80	.080	.110	
H	—	2.16	—	.085	4
I	.203	.305	.008	.012	
J	2.54	—	.100	—	
K	—	—	—	—	
M	—	15	—	15	
N	.381	—	.015	—	
P	—	9.63	—	.375	
R	2.82	3.43	.115	.135	
S	6.10	6.66	.240	.270	

NOTES

1. INSTALLED POSITION LEAD CENTERS

2. OVERALL INSTALLED DIMENSION.

3. THESE MEASUREMENTS ARE MADE FROM THE SEATING PLANE.

4. FOUR PLACES.

PHOTO-TRANSISTOR

Power Dissipation	$T_A = 25^\circ\text{C}$	**300	milliwatts
Power Dissipation	$T_C = 25^\circ\text{C}$	***500	milliwatts
(TC indicates collector lead temperature 1/32" from case)			
V _{CEO}	—	15	volts
V _{CBO}	—	15	volts
V _{ECO}	—	5.5	volts
Collector Current (Continuous)	—	50	millamps

**Derate 6.7mW/°C above 25°C.

***Derate 11.1mW/°C above 25°C.

TOTAL DEVICE

Storage Temperature	-55 to 150°C
Operating Temperature	0 to 70°C
Lead Soldering Time (at 260°C)	10 seconds
Surge Isolation Voltage (Input to Output)	
3535V _(peak)	2500V _(RMS)
Steady-State Isolation Voltage (Input to Output)	
3180V _(peak)	2250V _(RMS)

VDE Approved to 0883/6.80 0110b Certificate # 35025

Covered under U.L. component recognition program, reference file E51868

T'41-83

Electrical Characteristics of H74A1*

*All specifications refer to the following bias configuration (Figure 1) over the full operating temperature (0°C to 70°C) and logic supply voltage range (4.5 to 5.5V_{DC}) unless otherwise noted.





Figure 1. H74A1 BIAS CIRCUIT

V_{in} (0), Receiving Gate For $V_{out}(0)$ from Transmitting Gate -	0.8 V Max.
V_{in} (1), Receiving Gate for $V_{out}(1)$ from Transmitting Gate -	2.4 V Min.
t_p (0), Transmitting Gate to Receiving Gate Propagation Time -	20 μ sec. Typ.
t_p (1), Transmitting Gate to Receiving Gate Propagation Time -	4 μ sec. Typ.
Isolation Resistance (Input to Output = 500V _{DC})	100 gigohms Min.
Input to Output Capacitance (Input to Output Voltage = 0, f = 1 MHz)	2.5 pF Max.

TABLE I.
CHARACTERISTICS REQUIRED OF TTL GATES WHICH ARE
TO BE INTERFACED BY H74A1

PARAMETER	TEST CONDITIONS, FIGURE 2				LIMITS			
	V_{cc} Min.	V_{cc} Max.	I_{IN} Min.	I_{IN} Max.	I_{SINK} Min.	I_{SINK} Max.	Units	
V_{OUT} (1)	4.5V				-0.4mA	2.4	Volts	
V_{OUT} (0)	4.5V				12.0mA		0.4	Volts
V_{IN} (1)		5.5V		1.0mA		2.0	Volts	
V_{IN} (0)		5.5V	-1.6mA			0.8	Volts	



10

Figure 2.