



CMOS TFT-LCD SOURCE DRIVER

# HM10S604

**420/402CH TFT-LCD SOURCE DRIVER**

***PRELIMINARY***

**SPECIFICATION**





## CMOS TFT-LCD SOURCE DRIVER

### • Description

HM10S604 is a source driver LSI that drives an active-matrix LCD panels, as well as a 64 gradation driver that implements multi-pin configuration and reduced power consumption.

HM10S604 has 420/402 panel drive outputs. Because it is expandable, the HM10S604 can easily be used in multiple application, its screen can be enlarged, and its  $\bar{L}/R$ (shift-direction switching) terminals can be used to simplify LCD panel interconnection.

The device has a large output dynamic range that makes the reverse driving of opposing electrodes in the LCD panel unnecessary; this reduces system power consumption and produces a high quality pictures. The device is also compatible with single sided mounting and dot reverse driving.


The HM10S604's 420/402 outputs ensure SXGA+ compatibility, making it useful in a wider range of applications.

The maximum operating clock frequency of the HM10S604 is 70MHz when the power supply voltage for the logic section is between 2.7V and 3.6V and the single-side driving of an LCD panel has been implemented.


### • Features

- ▶ Source Driver LSI for Active Matrix LCD
- ▶ Compatible With Dot inversion, n-line inversion, column-line inversion
- ▶ No Precharging
- ▶ Liquid Crystal Outputs : 420/402
- ▶  $\bar{L}/R$ (shift-direction switching) terminals can be used to simplify LCD panel interconnection.
- ▶ Fine Pitch/TCP
- ▶ Driver With Internal 6-Bit Digital Input DAC
- ▶ Maximum Operating Clock Frequencies : 70MHz (Logic Section Power Supply : 2.7V - 3.6V)
- ▶ Dual Port Input
- ▶ Gamma Correction
- ▶ No Need For an External Reference Voltage Generation Circuit(or for Ramp Voltage or a Multi-Value Power Supply)
- ▶ Low System Power Consumption Can be Accomplished Using the Low Power Mode.
- ▶ Can Handle Heavy Loads Using the LCD Capacity Switching Mode.
- ▶ Allows for Input Data Reversing
- ▶ Logic Section Power Supply Voltage : 2.7V - 3.6V
- ▶ Liquid Crystal Drive Section Power Supply Voltage : 6V - 10V

- Functional Block Diagram



- **TCP Pin Configuration**



## • Terminal function

TERMINAL		I/O	DESCRIPTION		
NAME	FUNCTION				
DA0 - DA5 DB0 - DB5 DC0 - DC5	Port1 Image signal input terminal	I	Image signal input terminal Inputs image signals with a 36-bit width : 6bit gradation data X 6 dots(for 2 pixels)		
DD0 - DD5 DE0 - DE5 DF0 - DF5	Port2 Image signal input terminal	I	Data inputs which select between one of 64 voltages Dx0 : LSB, Dx5 : MSB		
DEIO1 DEIO2	Start pulse I/O terminal	I/O	Internal shift register's start pulse		
			DEIO1	—L/R=H	—L/R=L
			DEIO2	Right shift input	Left shift output
				Right shift output	Left shift input
—L/R	Shift direction selection signal input terminal	I	Shift direction selection signal Right shift (OUT1 ---> OUT420) : H Left shift (OUT420 ---> OUT1) : L		
DCLK	Shift clock Input terminal	I	Shift register clock input terminal Writes the display data to the data register at the leading edge		
VDD1 VDD2	Power supply	P	VDD1 Power supply for digital circuits. VDD2 Power supply for analog circuits.		
VSS	Ground	G	Ground for digital and analog		
GHxx / GLxx	Gamma correction reference potential input terminal	I	Potential input terminal for gamma correction GH63 : The highest voltage in high voltage range.(necessary) GH0 : The lowest voltage in high voltage range .(necessary) GL0 : The highest voltage in low voltage range .(necessary) GL63 : The lowest voltage in low voltage range .(necessary) GH47/GL47, GH31/GL31, GH15/GL15 : Intermediate D/A voltage references (optional)		
LOAD	Latch input terminal	I	Latches the data register contents with leading edge, transfers it to the D/A converter, and outputs the gradation voltage with trailing edge.		
POLC	Polarity control terminal	I	POLC= L : odd numbered outputs : GH63 ~ GH0 even numbered outputs : GL0 ~ GL63 POLC= H : odd numbered outputs : GL0 ~ GL63 even numbered outputs : GH63 ~ GH0		
RVRS1 RVRS2	Input data reverse terminal	I	Selects reversal/non-reversal of input data RVRS1 : controls reversal/non-reversal of port1. RVRS2 : controls reversal/non-reversal of port2. RVRS1,2 = H : reversal RVRS1,2 = L : non-reversal This terminal can be processed within TCP. H & L are identified at the leading edge of each DCLK, like the data.		

TERMINAL		I/O	DESCRIPTION
NAME	FUNCTION		
OUT1 ~ OUT420	LCD control output terminal	O	Sub-pixel output, provides 64 gray signals to the LCD panel.
BC	LCD drive capacity switching terminal	I	Switched LCD drive capacity : BC = H : heavy load mode BC = L : spec-load mode
LP	Low power mode selection terminal	I	Reduces charge and discharge current to a load LP = H : normal mode LP = L : low power mode

## • Detailed description

### Image signal capture

DEIOn=H(n=1 or n=2) is captured internally at the leading edge of DCLK. After the decay of DEIOn, the image signal data are captured in the internal latch with the rise of the next DCLK.

If DEIOn receives an input in the meantime, new image signal data is captured at the rise of the next DCLK after DEIOn decays.

It is possible to reverse the input data for each port by means of the RVRS1 and RVRS2.

### Output expansion

The number of image signal output terminals can be expanded by cascading these devices, thereby enabling compatibility with large screens. Expansion is controlled by using the L/R terminal:

$\overline{L}/R=L$  : the previous stage DEIO1 terminals is connected to the next stage DEIO2, and input terminals other than DEIO1 and DEIO2 are connected together on each device.

$\overline{L}/R=H$  : the previous stage DEIO2 terminals is connected to the next stage DEIO1, and input terminals other than DEIO1 and DEIO2 are connected together on each device

### Relationship between input data values and output voltage

The output voltage is determined by the input data value and the 10 gamma correction potentials. Also, since the output voltage is compatible with dot reverse driving, it is possible to output gradation voltages for the opposing electrode voltages with polarities that differ for even and odd numbered outputs.

Input potentials with the same polarities relative to the opposing electrode voltages should be applied for GH63/GL63, GH47/GL47, GH31/GL31, GH15/GL15, GH0/GL0 of the gamma correction reference power supply.

Reference potential input for correction ( i.e. GH63/GL63, GH47/GL47, GH31/GL31, GH15/GL15, GH0/GL0 ) should be applied externally as desired. Reference potential should be maintained during gradation voltage output. Refer to the operating conditions for the relative magnitude of each potential.

- Detailed description (continued)**

Details of pixel signal data

Data format : 6bit X 2 RGB

Input width : 36bits (2-pixel data)



**Relationship between shift direction and output data:**

$\bar{L}/R = H$  (right shift)

Output	Out1	Out2	Out3	Out4	Out5	Out6	Out7	.....	Out420
Data	DA0-DA5	DB0-DB5	DC0-DC5	DD0-DD5	DE0-DE5	DF0-DF5	DA0-DA5	.....	DF0-DF5

$\bar{L}/R = L$  (left shift)

Output	Out1	Out2	Out3	Out4	Out5	Out6	Out7	.....	Out420
Data	DA0-DA5	DB0-DB5	DC0-DC5	DD0-DD5	DE0-DE5	DF0-DF5	DA0-DA5	.....	DF0-DF5





Fig 1. Conceptional Drawing of Gamma Correction

- Detailed description (continued)

Resistance Between Reference Potential Input Terminals for Gamma Correction



- Detailed description (continued)**

**Resistance Between Reference Potential Input Terminals for Gamma Correction**

Reference Potential	Name	Resistance Ratio	Reference Potential	Name	Resistance Ratio
GH63 ,GL63	-	-	GH31,GL31	-	-
	R0	840		R32	112
	R1	560		R33	112
	R2	504		R34	112
	R3	448		R35	112
	R4	392		R36	112
	R5	392		R37	112
	R6	392		R38	112
	R7	392		R39	112
	R8	336		R40	112
	R9	336		R41	112
	R10	336		R42	112
	R11	280		R43	112
	R12	280		R44	112
	R13	280		R45	112
	R14	280		R46	112
	R15	168		R47	112
GH47,GL47	-	-	GH15,GL15	-	-
	R16	168		R48	112
	R17	168		R49	112
	R18	168		R50	112
	R19	168		R51	112
	R20	168		R52	112
	R21	168		R53	168
	R22	168		R54	168
	R23	168		R55	168
	R24	168		R56	168
	R25	168		R57	168
	R26	168		R58	224
	R27	112		R59	280
	R28	112		R60	280
	R29	112		R61	616
	R30	112		R62	1176
GH31,GL31	-	-	GH0,GL0	-	-

## Relationship between Input data and output voltages at positive polarity

DATA (Hex)	Dx[5:0]	Output Voltage	DATA (Hex)	Dx[5:0]	Output Voltage
00	000000	GH63	20	100000	GH31
01	000001	GH47+(GH63 -GH47)X5376/6216	21	100001	GH15+(GH31-GH15)X1680/1792
02	000010	GH47+(GH63 -GH47)X4816/6216	22	100010	GH15+(GH31-GH15)X1568/1792
03	000011	GH47+(GH63 -GH47)X4312/6216	23	100011	GH15+(GH31-GH15)X1456/1792
04	000100	GH47+(GH63 -GH47)X3864/6216	24	100100	GH15+(GH31-GH15)X1344/1792
05	000101	GH47+(GH63 -GH47)X3472/6216	25	100101	GH15+(GH31-GH15)X1232/1792
06	000110	GH47+(GH63 -GH47)X3080/6216	26	100110	GH15+(GH31-GH15)X1120/1792
07	000111	GH47+(GH63 -GH47)X2688/6216	27	100111	GH15+(GH31-GH15)X1008/1792
08	001000	GH47+(GH63 -GH47)X2296/6216	28	101000	GH15+(GH31-GH15)X896/1792
09	001001	GH47+(GH63 -GH47)X1960/6216	29	101001	GH15+(GH31-GH15)X784/1792
0A	001010	GH47+(GH63 -GH47)X1624/6216	2A	101010	GH15+(GH31-GH15)X672/1792
0B	001011	GH47+(GH63 -GH47)X1288/6216	2B	101011	GH15+(GH31-GH15)X560/1792
0C	001100	GH47+(GH63 -GH47)X1008/6216	2C	101100	GH15+(GH31-GH15)X448/1792
0D	001101	GH47+(GH63 -GH47)X728/6216	2D	101101	GH15+(GH31-GH15)X336/1792
0E	001110	GH47+(GH63 -GH47)X448/6216	2E	101110	GH15+(GH31-GH15)X224/1792
0F	001111	GH47+(GH63 -GH47)X168/6216	2F	101111	GH15+(GH31-GH15)X112/1792
10	010000	GH47	30	110000	GH15
11	010001	GH31+(GH47-GH31)X2240/2408	31	110001	GH0+(GH15-GH0)X3864/3976
12	010010	GH31+(GH47-GH31)X2072/2408	32	110010	GH0+(GH15-GH0)X3752/3976
13	010011	GH31+(GH47-GH31)X1904/2408	33	110011	GH0+(GH15-GH0)X3640/3976
14	010100	GH31+(GH47-GH31)X1736/2408	34	110100	GH0+(GH15-GH0)X3528/3976
15	010101	GH31+(GH47-GH31)X1568/2408	35	110101	GH0+(GH15-GH0)X3416/3976
16	010110	GH31+(GH47-GH31)X1400/2408	36	110110	GH0+(GH15-GH0)X3248/3976
17	010111	GH31+(GH47-GH31)X1232/2408	37	110111	GH0+(GH15-GH0)X3080/3976
18	011000	GH31+(GH47-GH31)X1064/2408	38	111000	GH0+(GH15-GH0)X2912/3976
19	011001	GH31+(GH47-GH31)X896/2408	39	111001	GH0+(GH15-GH0)X2744/3976
1A	011010	GH31+(GH47-GH31)X728/2408	3A	111010	GH0+(GH15-GH0)X2576/3976
1B	011011	GH31+(GH47-GH31)X560/2408	3B	111011	GH0+(GH15-GH0)X2352/3976
1C	011100	GH31+(GH47-GH31)X448/2408	3C	111100	GH0+(GH15-GH0)X2072/3976
1D	011101	GH31+(GH47-GH31)X336/2408	3D	111101	GH0+(GH15-GH0)X1792/3976
1E	011110	GH31+(GH47-GH31)X224/2408	3E	111110	GH0+(GH15-GH0)X1176/3976
1F	011111	GH31+(GH47-GH31)X112/2408	3F	111111	GH0

**Relationship between Input data and output voltages at negative polarity**

<b>DATA (Hex)</b>	<b>Dx[5:0]</b>	<b>Output Voltage</b>	<b>DATA (Hex)</b>	<b>Dx[5:0]</b>	<b>Output Voltage</b>
00	000000	GL63	20	100000	GL31
01	000001	GL63+(GL47-GL63)X840/6216	21	100001	GL31+(GL15-GL31)X112/1792
02	000010	GL63+(GL47-GL63)X1400/6216	22	100010	GL31+(GL15-GL31)X224/1792
03	000011	GL63+(GL47-GL63)X1904/6216	23	100011	GL31+(GL15-GL31)X336/1792
04	000100	GL63+(GL47-GL63)X2352/6216	24	100100	GL31+(GL15-GL31)X448/1792
05	000101	GL63+(GL47-GL63)X2744/6216	25	100101	GL31+(GL15-GL31)X560/1792
06	000110	GL63+(GL47-GL63)X3136/6216	26	100110	GL31+(GL15-GL31)X672/1792
07	000111	GL63+(GL47-GL63)X3528/6216	27	100111	GL31+(GL15-GL31)X784/1792
08	001000	GL63+(GL47-GL63)X3920/6216	28	101000	GL31+(GL15-GL31)X896/1792
09	001001	GL63+(GL47-GL63)X4256/6216	29	101001	GL31+(GL15-GL31)X1008/1792
0A	001010	GL63+(GL47-GL63)X4592/6216	2A	101010	GL31+(GL15-GL31)X1120/1792
0B	001011	GL63+(GL47-GL63)X4928/6216	2B	101011	GL31+(GL15-GL31)X1232/1792
0C	001100	GL63+(GL47-GL63)X5208/6216	2C	101100	GL31+(GL15-GL31)X1344/1792
0D	001101	GL63+(GL47-GL63)X5488/6216	2D	101101	GL31+(GL15-GL31)X1456/1792
0E	001110	GL63+(GL47-GL63)X5768/6216	2E	101110	GL31+(GL15-GL31)X1568/1792
0F	001111	GL63+(GL47-GL63)X6048/6216	2F	101111	GL31+(GL15-GL31)X1680/1792
10	010000	GL47	30	110000	GL15
11	010001	GL47+(GL31-GL47)X168/2408	31	110001	GL15+(GL0-GL15)X112/3976
12	010010	GL47+(GL31-GL47)X336/2408	32	110010	GL15+(GL0-GL15)X224/3976
13	010011	GL47+(GL31-GL47)X504/2408	33	110011	GL15+(GL0-GL15)X336/3976
14	010100	GL47+(GL31-GL47)X672/2408	34	110100	GL15+(GL0-GL15)X448/3976
15	010101	GL47+(GL31-GL47)X840/2408	35	110101	GL15+(GL0-GL15)X560/3976
16	010110	GL47+(GL31-GL47)X1008/2408	36	110110	GL15+(GL0-GL15)X728/3976
17	010111	GL47+(GL31-GL47)X1176/2408	37	110111	GL15+(GL0-GL15)X896/3976
18	011000	GL47+(GL31-GL47)X1344/2408	38	111000	GL15+(GL0-GL15)X1064/3976
19	011001	GL47+(GL31-GL47)X1512/2408	39	111001	GL15+(GL0-GL15)X1232/3976
1A	011010	GL47+(GL31-GL47)X1680/2408	3A	111010	GL15+(GL0-GL15)X1400/3976
1B	011011	GL47+(GL31-GL47)X1848/2408	3B	111011	GL15+(GL0-GL15)X1624/3976
1C	011100	GL47+(GL31-GL47)X1960/2408	3C	111100	GL15+(GL0-GL15)X1904/3976
1D	011101	GL47+(GL31-GL47)X2072/2408	3D	111101	GL15+(GL0-GL15)X2184/3976
1E	011110	GL47+(GL31-GL47)X2184/2408	3E	111110	GL15+(GL0-GL15)X2800/3976
1F	011111	GL47+(GL31-GL47)X2296/2408	3F	111111	GL0

**Absolute maximum ratings over operating free air temperature range(unless otherwise noted)**

Parameter		Absolute Maximum Ratings	Unit
Supply Voltage	VDD1(Note1&2)	-0.5 ~ 5.5	V
	VDD2	-0.5 ~ 15.0	V
Input Voltage	V <sub>GMA</sub> (Note3)	-0.5 ~ VDD2 + 0.5	V
	V <sub>I</sub> (Inputs)	-0.5 ~ VDD1 + 0.5	V
Output Voltage	V <sub>O</sub> (DEIO1,2)	-0.5 ~ VDD1 + 0.5	V
	V <sub>O</sub> (OUT1 ~ 420)	-0.5 ~ VDD2 + 0.5	V
Storage Temperature Range , T <sub>STR</sub>		-55 ~ 125	°C

Stresses beyond those listed under " absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under " recommended operating conditions" is not implied.

Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Notes : 1. All voltage values are with respect to VSS = 0V.

2. Power up in the following order : VDD1 , control inputs, VDD2, V<sub>GMA</sub>.

Power down by reversing the sequence.

3. V<sub>GMA</sub> = GH63/GL63,GH47/GL47,GH31/GL31,GH15/GL15,GL0/GL0

The relative magnitudes of the reference potentials are as follows:

VDD2 > GH63 > GH0 > GL0 > GL63>VSS

**Recommended operating conditions**

Parameter		MIN	TYP	MAX	Unit
Supply Voltage	VDD1	2.7	-	3.6	V
	VDD2	6.0		10.0	V
Output Voltage		VSS+0.2		VDD2-0.2	V
Gamma correction potential	V <sub>GMA</sub> (GH63 ~ GH0)	0.5*VDD2		VDD2-0.2	V
	V <sub>GMA</sub> (GL0 ~ GL63)	VSS+0.2		0.5*VDD2	V
Clock frequency, f <sub>clk</sub>	2.7V≤VDD1 ≤3.6V			70	MHz
Load capacitance for outputs, C <sub>L</sub>				75	pF
Operating free air temperature, T <sub>A</sub>		-10		75	°C

## Electrical characteristics over recommended operating conditions

Parameter		Test Conditions	MIN	TYP	MAX	Unit
VIH	High level input voltage	Dx0~ Dx5,DCLK, LOAD,RVRS1,RVRS2 DEIO1,DEIO2, L/R,POLC,LP,BC	-	0.7VDD1	VDD1	V
VIL	Low level input voltage	Dx0~ Dx5,DCLK, LOAD,RVRS1,RVRS2 DEIO1,DEIO2,L/R, POLC,LP,BC	-	0	0.3VDD1	V
I <sub>lk</sub>	Input leakage current	Dx0~ Dx5,DCLK, LOAD,RVRS1,RVRS2 DEIO1,DEIO2,L/R, POLC,LP,BC	-		±10	uA
I <sub>CHG</sub>	Output current (Note 4)	OUT1 ~ OUT420	Vx = VDD2 - 0.2 V VO = Vx - 1.0 V		-110	uA
I <sub>DIS</sub>			Vx = VSS2+ 0.2 V VO = Vx + 1.0 V	110		
Vo	Deviation between output voltage pins (Note 5)	OUT1 ~ OUT420	VSS + 0.2 ~ VDD2 - 0.2	±10		mV
△V <sub>AV</sub>	Average output variation (Note 6)	OUT1 ~ OUT420	-	±10		mV
R <sub>GMA</sub>	Resistance between reference power supplies	GH63 ~ GH0 GL0 ~ GL63	-		14,392	Ω
DI <sub>DD2</sub>	Supply current (during operation)	Analog section	LOAD interval = 20us fclk = 36 MHz, No load VDD2=8.0V Black raster pattern GH63 =7.8 V GL63 = 0.2 V	TBD		uA
SI <sub>DD2</sub>	Supply current (during standby)		No load, VDD2=8V Black raster pattern GH63 =7.8 V GL63 = 0.2 V Clock and input signal are in the stop state	TBD		uA
DI <sub>DD1</sub>	Supply current (during operation)	Digital section	LOAD interval = 20us fclk = 36 MHz, Checked dot test pattern	TBD		uA
SI <sub>DD1</sub>	Supply current (during standby)		Clock and input signal are in the stop state	TBD		uA

Notes : 4. Vx is the output voltage of OUT1 ~ OUT420. Vo is the voltage impressed at OUT1 ~ OUT420.


5.This is the deviation between terminals with differences in positive and negative amplitude, when all chip outputs display the same data.

6. This is the inter-chip deviation in the average of the output voltage inter-pin deviation

**Timing requirements over recommended operating free air temperature range.**  
**VDD1 = 2.7V to 3.6V**

Parameter		Test Conditions	MIN	TYP	MAX	Unit
tc1	DCLK cycle time	- See Fig 3.	14			ns
tw1	High level DCLK pulse width duration	- See Fig 3.	2.0			ns
tw2	Low level DCLK pulse width duration	- See Fig 3.	2.0			ns
tsu1	Data/REV setup time	- See Fig 3.	2.0			ns
th1	Data/REV hold time	- See Fig 3.	0			ns
tsu2	Start pulse setup time	- See Fig 3.	2.0			ns
th2	Start pulse hold time	- See Fig 3.	0			ns
td1	Start pulse signal delay time ( Load = 25pF)	- See Fig 3		10		ns
td2	LCD drive signal delay time	- See Fig 4.note7,9		5		μs
td3		- See Fig 4.note8,9		8		μs
tsu3	LOAD signal EIO(input) setup time	- See Fig 4.	2			DCLK cycle
th3	LOAD low hold time from final data DCLK	- See Fig 4.	1			DCLK cycle
tw3	High level LOAD signal pulse width duration	- See Fig 4.	2			DCLK cycle
thiz	Output high impedance duration	- See Fig 4.note 10	66			DCLK cycle
		- See Fig 5.note 11	tw3+3 DCLK cycle			-
tsu4	POLC signal LOAD setup time	- See Fig 4.	-5			ns
th4	POLC signal LOAD hold time	- See Fig 4.	6.0			ns

- Notes :
7. Specified as the value at which the driver's output voltage reaches the target output voltage  $\pm(VDD2X0.1)$ .
  8. Specified as the value at which the driver's output voltage reaches the target output voltage(6-bit precision)
  9. The load of the analog output terminal is the value shown in Fig 2.
  10. When LOAD high level pulse width duration is shorter than 63 DCLK cycle, high-Z duration is 66 DCLK cycle.
  11. When LOAD high level pulse width duration is longer than 63 DCLK cycle, high-Z duration is tw3+3DCLK cycle.



**Fig 2. Load conditions of analog output pin.**  
**The values of R and C could be changed according to the situation.**




Fig 3. Timing Waveform




Fig 4. Timing Waveform




Fig 5. Timing Waveform




Fig 6. Relationship between LOAD, POLC, and outputs