

HT48RA0A

8-Bit Remote Type MCU

Features

- Operating voltage: 2.2V~3.6V
- · Ten bidirectional I/O lines
- · Six Schmitt trigger input lines
- One carrier output (1/2 or 1/3 duty)
- On-chip crystal and RC oscillator
- · Watchdog Timer
- 1K×14 program EPROM
- 32×8 data RAM
- HALT function and wake-up feature reduce power consumption

- 62 powerful instructions
- $\bullet~$ Up to $1\mu s$ instruction cycle with 4MHz system clock
- · All instructions in 1 or 2 machine cycles
- 14-bit table read instructions
- · One-level subroutine nesting
- · Bit manipulation instructions
- 20/24-pin SOP package


General Description

The HT48RA0A is an 8-bit high performance, RISC architecture microcontroller device specifically designed for multiple I/O control product applications. This device is the OTP version which is fully pin and functionally compatible with mask version HT48CA0 device.

The advantages of low power consumption, I/O flexibility, timer functions, oscillator options, watchdog timer,


HALT and wake-up functions, as well as low cost, enhance the versatility of this device to suit a wide range of application possibilities such as industrial control, consumer products, and particularly suitable for use in products such as infrared remote controllers and various subsystem controllers.


Block Diagram





Pin Assignment





Pin Description

Pin Name	I/O	Code Option	Description
PA0~PA7	I/O	_	Bidirectional 8-bit input/output port with pull-high resistors. Each bit can be determined as NMOS output or Schmitt trigger input by software instructions.
PB0, PB1	I/O	Wake-up or None	2-bit bidirectional input/output lines with pull-high resistors. Each bit can be determined as NMOS output or Schmitt trigger input by software instructions. Each bit can also be configured as wake-up input by code option.
PB2~PB7	I	Wake-up or None	6-bit Schmitt trigger input lines with pull-high resistors. Each bit can be configured as a wake-up input by code option.
PC0/REM	0	Level or Carrier	Level or carrier output pin PC0 can be set as CMOS output pin or carrier output pin by code option.
VDD	_	_	Positive power supply
VSS	_	_	Negative power supply, ground
OSC2 OSC1	I 0	Crystal or RC	OSC1, OSC2 are connected to an RC network or a crystal (determined by code option) for the internal system clock. In the case of RC operation, OSC2 is the output terminal for 1/4 system clock (NMOS open drain output).
RES	Ī	_	Schmitt trigger reset input. Active low.

Absolute Maximum Ratings

Supply VoltageV _{SS} -0.3V to V _{SS} +4.0V	Storage Temperature50°C to 125°C
Input VoltageV _{SS} -0.3V to V _{DD} +0.3V	Operating Temperature40°C to 85°C

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.



D.C. Characteristics

Ch al	D		Test Conditions		_		Unit
Symbol	Parameter	V _{DD}	Conditions	Min.	Тур.	Max.	
V_{DD}	Operating Voltage	_	LVR disabled	2.2	_	3.6	V
I _{DD}	Operating Current	3V	No load, f _{SYS} =4MHz	_	0.7	1.5	mA
I _{STB}	Standby Current	3V	No load, system HALT	_	_	1	μΑ
V _{IL1}	Input Low Voltage for I/O Ports	3V	_	0	_	0.3V _{DD}	V
V _{IH1}	Input High Voltage for I/O Ports	3V	_	0.7V _{DD}	_	V _{DD}	V
V _{IL2}	Input Low Voltage (RES)	3V	_	0	_	0.4V _{DD}	V
V _{IH2}	Input High Voltage (RES)	3V	_	0.9V _{DD}	_	V _{DD}	V
I _{OL}	I/O Ports Sink Current	3V	V _{OL} =0.1V _{DD}	1.5	2.5		mA
I _{OH}	PC0/REM Output Source Current	3V	V _{OH} =0.9V _{DD}	-1	-1.5		mA
R _{PH1}	Pull-high Resistance of PA Port, PB0~PB1 and RES	3V	_	_	60	_	kΩ
R _{PH2}	Pull-high Resistance of PB2~PB7	3V	_	_	60	_	kΩ

A.C. Characteristics Ta=25°C

Complete al	Damana da n		Test Conditions	Min	Тур.		Unit
Symbol	Parameter	V _{DD}	Conditions	Min.		Max.	
f _{SYS}	System Clock	3V	_	400	_	4000	kHz
t _{RES}	External Reset Low Pulse Width	_	_	1	_	_	μS
t _{SST}	System Start-up Timer Period	_	Power-up or wake-up from HALT	_	1024	_	t _{SYS}


Note: t_{SYS}=1/f_{SYS}

Functional Description

Execution Flow

The HT48RA0A system clock can be derived from a crystal/ceramic resonator oscillator. It is internally divided into four non-overlapping clocks. One instruction cycle consists of four system clock cycles.

Instruction fetching and execution are pipelined in such a way that a fetch takes one instruction cycle while decoding and execution takes the next instruction cycle. However, the pipelining scheme causes each instruction to effectively execute within one cycle. If an instruction changes the program counter, two cycles are required to complete the instruction.



Execution flow



Program Counter - PC

The 10-bit program counter (PC) controls the sequence in which the instructions stored in program EPROM are executed and its contents specify a maximum of 1024 addresses.

After accessing a program memory word to fetch an instruction code, the contents of the program counter are incremented by one. The program counter then points to the memory word containing the next instruction code.

When executing a jump instruction, conditional skip execution, loading PCL register, subroutine call, initial reset or return from subroutine, the PC manipulates the program transfer by loading the address corresponding to each instruction.

The conditional skip is activated by instruction. Once the condition is met, the next instruction, fetched during the current instruction execution, is discarded and a dummy cycle replaces it to get the proper instruction. Otherwise proceed with the next instruction.

The lower byte of the program counter (PCL) is a readable and writeable register (06H). Moving data into the PCL performs a short jump. The destination will be within 256 locations.

When a control transfer takes place, an additional dummy cycle is required.

Program Memory - EPROM

The program memory is used to store the program instructions which are to be executed. It also contains data and table and is organized into 1024×14 bits, addressed by the program counter and table pointer.


Certain locations in the program memory are reserved for special usage:

• Location 000H

This area is reserved for the initialization program. After chip reset, the program always begins execution at location 000H.

Table location

Any location in the EPROM space can be used as look-up tables. The instructions TABRDC [m] (the current page, one page=256 words) and TABRDL [m] (the last page) transfer the contents of the lower-order byte to the specified data memory, and the



Program memory

Mada	Program Counter									
Mode	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0
Initial reset	0	0	0	0	0	0	0	0	0	0
Skip		PC+2								
Loading PCL	*9	*8	@7	@6	@5	@4	@3	@2	@1	@0
Jump, call branch	#9	#8	#7	#6	#5	#4	#3	#2	#1	#0
Return from subroutine	S9	S8	S7	S6	S5	S4	S3	S2	S1	S0

Program counter

Note: $^*9^*0$: Program counter bits S9 * S0: Stack register bits #9 * #0: Instruction code bits @7 * @0: PCL bits

In admiration (a)	Table Location									
Instruction(s)	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0
TABRDC [m]	P9	P8	@7	@6	@5	@4	@3	@2	@1	@0
TABRDL [m]	1	1	@7	@6	@5	@4	@3	@2	@1	@0

Table location

Note: *9~*0: Table location bits @7~@0: Table pointer bits P9~P8: Current program counter bits



higher-order byte to TBLH (08H). Only the destination of the lower-order byte in the table is well-defined, the other bits of the table word are transferred to the lower portion of TBLH, the remaining 2 bits are read as "0". The Table Higher-order byte register (TBLH) is read only. The table pointer (TBLP) is a read/write register (07H), where P indicates the table location. Before accessing the table, the location must be placed in TBLP. The TBLH is read only and cannot be restored. All table related instructions need 2 cycles to complete the operation. These areas may function as normal program memory depending upon the requirements.

Stack Register - STACK

This is a special part of the memory used to save the contents of the program counter (PC) only. The stack is organized into one level and is neither part of the data nor part of the program space, and is neither readable nor writeable. The activated level is indexed by the stack pointer (SP) and is neither readable nor writeable. At a subroutine call the contents of the program counter are pushed onto the stack. At the end of a subroutine signaled by a return instruction (RET), the program counter is restored to its previous value from the stack. After a chip reset, the SP will point to the top of the stack.


If the stack is full and a "CALL" is subsequently executed, stack overflow occurs and the first entry will be lost (only the most recent return address is stored).

Data Memory - RAM

The data memory is designed with 42×8 bits. The data memory is divided into two functional groups: special function registers and general purpose data memory (32×8). Most of them are read/write, but some are read only.

The special function registers include the indirect addressing register (00H), the memory pointer register (MP;01H), the accumulator (ACC;05H) the program counter lower-order byte register (PCL;06H), the table pointer (TBLP;07H), the table higher-order byte register (TBLH;08H), the status register (STATUS;0AH) and the I/O registers (PA;12H, PB;14H, PC;16H). The remaining space before the 20H is reserved for future expanded usage and reading these locations will return the result 00H. The general purpose data memory, addressed from 20H to 3FH, is used for data and control information under instruction command.

All data memory areas can handle arithmetic, logic, increment, decrement and rotate operations directly. Except for some dedicated bits, each bit in the data memory can be set and reset by the SET [m].i and CLR [m].i instructions, respectively. They are also indirectly accessible through memory pointer register (MP;01H).



RAM mapping

Indirect Addressing Register

Location 00H is an indirect addressing register that is not physically implemented. Any read/write operation of [00H] accesses data memory pointed to by MP (01H). Reading location 00H itself indirectly will return the result 00H. Writing indirectly results in no operation.

The memory pointer register MP (01H) is a 6-bit register. The bit 7~6 of MP is undefined and reading will return the result "1". Any writing operation to MP will only transfer the lower 6-bit data to MP.

Accumulator

The accumulator closely relates to ALU operations. It is also mapped to location 05H of the data memory and is capable of carrying out immediate data operations. Data movement between two data memory locations has to pass through the accumulator.



Arithmetic and Logic Unit - ALU

This circuit performs 8-bit arithmetic and logic operation. The ALU provides the following functions.

- Arithmetic operations (ADD, ADC, SUB, SBC, DAA)
- · Logic operations (AND, OR, XOR, CPL)
- Rotation (RL, RR, RLC, RRC)
- Increment and Decrement (INC, DEC)
- Branch decision (SZ, SNZ, SIZ, SDZ)

The ALU not only saves the results of a data operation but also changes the contents of the status register.

Status Register - STATUS

This 8-bit status register (0AH) contains the zero flag (Z), carry flag (C), auxiliary carry flag (AC), overflow flag (OV), power down flag (PD) and watchdog time-out flag (TO). It also records the status information and controls the operation sequence.


With the exception of the TO and PD flags, bits in the status register can be altered by instructions like most other register. Any data written into the status register will not change the TO or PD flags. In addition it should be noted that operations related to the status register may give different results from those intended. The TO and PD flags can only be changed by the Watchdog Timer overflow, chip power-up, clearing the Watchdog Timer and executing the HALT instruction.

The Z, OV, AC and C flags generally reflect the status of the latest operations.

In addition, on executing the subroutine call, the status register will not be automatically pushed onto the stack. If the contents of the status are important and if the subroutine can corrupt the status register, precautions must be taken to save it properly.

Oscillator Configuration

There are two oscillator circuits in the HT48RA0A.



System oscillator

Both are designed for system clocks; the RC oscillator and the Crystal oscillator, which are determined by code options. No matter what oscillator type is selected, the signal provides the system clock. The HALT mode stops the system oscillator and ignores the external signal to conserve power.

If an RC oscillator is used, an external resistor between OSC1 and VSS in needed and the resistance must range from $51k\Omega$ to $1M\Omega.$ The system clock, divided by 4, is available on OSC2, which can be used to synchronize external logic. The RC oscillator provides the most cost effective solution. However, the frequency of the oscillation may vary with V_{DD} , temperature and the chip itself due to process variations. It is, therefore, not suitable for timing sensitive operations where accurate oscillator frequency is desired.

If the Crystal oscillator is used, a crystal across OSC1 and OSC2 is needed to provide the feedback and phase shift for the oscillator. No other external components are needed. Instead of a crystal, the resonator can also be connected between OSC1 and OSC2 to get a frequency reference, but two external capacitors in OSC1 and OSC2 are required.

Labels	Bits	Function
С	0	C is set if the operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation; otherwise C is cleared. C is also affected by a rotate through carry instruction.
AC	1	AC is set if the operation results in a carry out of the low nibbles in addition or no borrow from the high nibble into the low nibble in subtraction; otherwise AC is cleared.
Z	2	Z is set if the result of an arithmetic or logic operation is zero; otherwise Z is cleared.
OV	3	OV is set if the operation results in a carry into the highest-order bit but not a carry out of the highest-order bit, or vice versa; otherwise OV is cleared.
PD	4	PD is cleared when either a system power-up or executing the CLR WDT instruction. PD is set by executing the HALT instruction.
то	5	TO is cleared by a system power-up or executing the CLR WDT or HALT instruction. TO is set by a WDT time-out.
_	6~7	Unused bit, read as "0"

Status register



Watchdog Timer - WDT

The clock source of the WDT is implemented by instruction clock (system clock divided by 4). The clock source is processed by a frequency divider and a prescaller to yield various time out periods.

WDT time out period =
$$\frac{\text{Clock Source}}{2^n}$$

Where n= 8~11 selected by code option.

This timer is designed to prevent a software malfunction or sequence jumping to an unknown location with unpredictable results. The Watchdog Timer can be disabled by code option. If the Watchdog Timer is disabled, all the executions related to the WDT result in no operation and the WDT will lose its protection purpose. In this situation the logic can only be restarted by an external logic.

A WDT overflow under normal operation will initialize "chip reset" and set the status bit "TO". To clear the contents of the WDT prescaler, three methods are adopted; external reset (a low level to RES), software instructions, or a HALT instruction. There are two types of software instructions. One type is the single instruction "CLR WDT", the other type comprises two instructions, "CLR WDT1" and "CLR WDT2". Of these two types of instructions, only one can be active depending on the code option - "CLR WDT times selection option". If the "CLR WDT" is selected (i.e.. CLR WDT times equal one), any execution of the CLR WDT instruction will clear the WDT. In case "CLR WDT1" and "CLR WDT2" are chosen (i.e., CLR WDT times equal two), these two instructions must be executed to clear the WDT; otherwise, the WDT may reset the chip due to a time-out.

Power Down Operation - HALT

The HALT mode is initialized by the HALT instruction and results in the following...


- The system oscillator turns off and the WDT stops.
- The contents of the on-chip RAM and registers remain unchanged.
- · WDT prescaler are cleared.
- All I/O ports maintain their original status.
- The PD flag is set and the TO flag is cleared.

The system can quit the HALT mode by means of an external reset or an external falling edge signal on port B. An external reset causes a device initialization. Examining the TO and PD flags, the reason for chip reset can be determined. The PD flag is cleared when the system powers up or execute the CLR WDT instruction and is set when the HALT instruction is executed. The TO flag is set if the WDT time-out occurs, and causes a wake-up that only resets the PC (Program Counter) and SP, the others keep their original status.

The port B wake-up can be considered as a continuation of normal execution. Each bit in port B can be independently selected to wake up the device by the code option. Awakening from an I/O port stimulus, the program will resume execution of the next instruction.

Once a wake-up event(s) occurs, it takes 1024 $t_{\rm SYS}$ (system clock period) to resume normal operation. In other words, a dummy cycle period will be inserted after the wake-up.

To minimize power consumption, all I/O pins should be carefully managed before entering the HALT status.



Rev. 1.70 7 July 16, 2003



Reset

There are three ways in which a reset can occur:

- RES reset during normal operation
- RES reset during HALT
- WDT time-out reset during normal operation

Some registers remain unchanged during reset conditions. Most registers are reset to the "initial condition" when the reset conditions are met. By examining the PD and TO flags, the program can distinguish between different "chip resets".

то	PD	RESET Conditions					
0	0	RES reset during power-up					
u	u	RES reset during normal operation					
0	1	RES wake-up HALT					
1	u	WDT time-out during normal operation					


Note: "u" means unchanged.

To guarantee that the system oscillator has started and stabilized, the SST (System Start-up Timer) provides an extra-delay of 1024 system clock pulses when the system powers up or when the system awakes from a HALT state.


When a system power up occurs, an SST delay is added during the reset period. But when the reset comes from the $\overline{\text{RES}}$ pin, the SST delay is disabled. Any wake-up from HALT will enable the SST delay.

The functional unit chip reset status is shown below.


PC	000H
WDT Prescaler	Clear
Input/Output ports	Input mode
SP	Points to the top of the stack
Carrier output	Low level



Reset timing chart



Reset circuit



Reset configuration

The chip reset status of the registers is summarized in the following table:

Register	Reset (Power On)	WDT Time-out (Normal Operation)	RES Reset (Normal Operation)	RES Reset (HALT)
PC (Program Counter)	000H	000H	000H	000H
MP	-xxx xxxx	-uuu uuuu	-uuu uuuu	-uuu uuuu
ACC	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu
TBLP	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu
TBLH	xx xxxx	uu uuuu	uu uuuu	uu uuuu
STATUS	00 xxxx	1u uuuu	uu uuuu	01 uuuu
PA	1111 1111	1111 1111	1111 1111	1111 1111
РВ	1111 1111	1111 1111	1111 1111	1111 1111
PC	1	1	1	1

Note: "u" means unchanged "x" means unknown



Carrier

The HT48RA0A provides a carrier output which shares the pin with PC0. It can be selected to be a carrier output (REM) or level output pin (PC0) by code option. If the carrier output option is selected, setting PC0="0" to enable carrier output and setting PC0="1" to disable it at low level output.

The clock source of the carrier is implemented by instruction clock (system clock divided by 4) and processed by a frequency divider to yield various carry frequency.

Carry Frequency=
$$\frac{\text{Clock Source}}{\text{m} \times 2^{\text{n}}}$$

where m=2 or 3 and n=0 \sim 3, both are selected by code option. If m=2, the duty cycle of the carrier output is 1/2 duty. If m=3, the duty cycle of the carrier output can be 1/2 duty or 1/3 duty also determined by code option (with the exception of n=0).

Detailed selection of the carrier duty is shown below:

m×2 ⁿ	Duty Cycle
2, 4, 8, 16	1/2
3	1/3
6, 12, 24	1/2 or 1/3

The following table shows examples of carrier frequency selection.

f _{SYS}	f _{CARRIER}	CARRIER Duty	
4EEL I	37.92kHz	1/3 only	3
455kHz	56.9kHz	1/2 only	2

Input/Output Ports

There are an 8-bit bidirectional input/output port, a 6-bit input with 2-bit I/O port and one-bit output port in the HT48RA0A, labeled PA, PB and PC which are mapped to [12H], [14H], [16H] of the RAM, respectively. Each bit of PA can be selected as NMOS output or Schmitt trigger with pull-high resistor by software instruction. PB0~PB1 have the same structure with PA, while PB2~PB7 can only be used for input operation (Schmitt trigger with pull-high resistors). PC is only one-bit output port shares the pin with carrier output. If the level option is selected, the PC is CMOS output.

Both PA and PB for the input operation, these ports are non-latched, that is, the inputs should be ready at the T2 rising edge of the instruction "MOV A, [m]" (m=12H or 14H). For PA, PB0~PB1 and PC output operation, all data are latched and remain unchanged until the output latch is rewritten.


When the PA and PB0~PB1 is used for input operation, it should be noted that before reading data from pads, a "1" should be written to the related bits to disable the NMOS device. That is, the instruction "SET [m].i" (i=0~7 for PA, i=0~1 for PB) is executed first to disable related NMOS device, and then "MOV A, [m]" to get stable data.

After chip reset, PA and PB remain at a high level input line while PC remain at high level output, if the level option is selected.

Each bit of PA, PB0~PB1 and PC output latches can be set or cleared by the "SET [m].i" and "CLR [m].i" (m=12H, 14H or 16H) instructions respectively.


Some instructions first input data and then follow the output operations. For example, "SET [m].i", "CLR [m]", "CPL [m]", "CPLA [m]" read the entire port states into the CPU, execute the defined operations (bit-operation), and then write the results back to the latches or to the accumulator.

Each line of PB has a wake-up capability to the device by code option. The highest seven bits of PC are not physically implemented, on reading them a "0" is returned and writing results in a no-operation.




Carrier/Level output





PB input lines



PA, PB Input/output lines


Code Option

The following table shows eight kinds of code option in the HT48RA0A. All the code options must be defined to ensure proper system functioning.

No.	Code Option
1	WDT time-out period selection Time-out period= Clock Source 2 ⁿ where n=8~11.
2	WDT enable/disable selection. This option is to decide whether the WDT timer is enabled or disabled.
3	CLR WDT times selection. This option defines how to clear the WDT by instruction. "One time" means that the CLR WDT instruction can clear the WDT. "Two times" means only if both of the CLR WDT1 and CLR WDT2 instructions have been executed, the WDT can be cleared.
4	Wake-up selection. This option defines the wake-up activity function. External input pins (PB only) all have the capability to wake-up the chip from a HALT.
5	Carrier/level output selection. This option defines the activity of PC0 to be carrier output or level output.
6	Carry frequency selection. Carry frequency= $\frac{\text{Clock Source}}{(2 \text{ or } 3) \times 2^n}$ where n=0~3.
	Carrier duty selection. There are two types of selection: 1/2 duty or 1/3 duty.
7	If carrier frequency=Clock Source /(2, 4, 8 or 16), the duty cycle will be 1/2 duty.
'	If carrier frequency=Clock Source /3, the duty cycle will be 1/3 duty.
	If carrier frequency=Clock Source /(6, 12 or 24), the duty cycle can be 1/2 duty or 1/3 duty.
8	OSC type selection. This option is to decide if an RC or Crystal oscillator is chosen as system clock. If the Crystal oscillator is selected, the XST (Crystal Start-up Timer) default is activated, otherwise the XST is disabled.



Application Circuits



Note: It is recommended that a $100\mu\text{F}$ decoupling capacitor is placed between VSS and VDD.

The resistance and capacitance for reset circuit should be designed to ensure that the VDD is stable and remains in a valid range of the operating voltage before bringing $\overline{\text{RES}}$ to high.

The following table shows the R* and C* value according different crystal values.

Crystal or Resonator	C*	R*
4MHz Crystal	0pF	10kΩ
4MHz Resonator (3 pin)	0pF	12kΩ
4MHz Resonator (2 pin)	10pF	12kΩ
3.58MHz Crystal	0pF	10kΩ
3.58MHz Resonator (2 pin)	25pF	10kΩ
2MHz Crystal & Resonator (2 pin)	25pF	10kΩ
1MHz Crystal	35pF	27kΩ
429kHz Resonator	300pF	10kΩ
455kHz Resonator	300pF	10kΩ
480kHz Resonator	300pF	9.1kΩ



Instruction Set Summary

Mnemonic	Description	Instruction Cycle	Flag Affected
Arithmetic	,	1	
ADD A,[m] ADDM A,[m]	Add data memory to ACC Add ACC to data memory	1 1 ⁽¹⁾	Z,C,AC,OV Z,C,AC,OV
ADD A,x ADC A,[m]	Add immediate data to ACC Add data memory to ACC with carry	1 1	Z,C,AC,OV Z,C,AC,OV
ADCM A,[m] SUB A,x	Add ACC to data memory with carry Subtract immediate data from ACC	1 ⁽¹⁾	Z,C,AC,OV Z,C,AC,OV
SUB A,[m] SUBM A,[m] SBC A,[m] SBCM A,[m]	Subtract data memory from ACC Subtract data memory from ACC with result in data memory Subtract data memory from ACC with carry Subtract data memory from ACC with carry and result in data memory	1 1 ⁽¹⁾ 1 1 ⁽¹⁾	Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV Z,C,AC,OV
DAA [m]	Decimal adjust ACC for addition with result in data memory	1 ⁽¹⁾	С
Logic Operati	on		
AND A,[m] OR A,[m] XOR A,[m]	AND data memory to ACC OR data memory to ACC Exclusive-OR data memory to ACC	1 1 1	Z Z Z
ANDM A,[m] ORM A,[m]	AND ACC to data memory OR ACC to data memory	1 ⁽¹⁾ 1 ⁽¹⁾ 1 ⁽¹⁾	Z Z Z
XORM A,[m] AND A,x OR A,x	Exclusive-OR ACC to data memory AND immediate data to ACC OR immediate data to ACC	1 1	Z Z
XOR A,x CPL [m] CPLA [m]	Exclusive-OR immediate data to ACC Complement data memory Complement data memory with result in ACC	1 1 ⁽¹⁾ 1	Z Z Z
Increment & D	Decrement	1	
INCA [m] INC [m] DECA [m] DEC [m]	Increment data memory with result in ACC Increment data memory Decrement data memory with result in ACC Decrement data memory	1 1 ⁽¹⁾ 1 1 ⁽¹⁾	Z Z Z Z
Rotate	Decrement data memory	1	
RRA [m] RR [m]	Rotate data memory right with result in ACC Rotate data memory right	1 1 ⁽¹⁾	None None
RRCA [m] RRC [m]	Rotate data memory right through carry with result in ACC Rotate data memory right through carry	1 1 ⁽¹⁾	C C
RLA [m] RL [m] RLCA [m] RLC [m]	Rotate data memory left with result in ACC Rotate data memory left Rotate data memory left through carry with result in ACC Rotate data memory left through carry	1 1 ⁽¹⁾ 1 1 ⁽¹⁾	None None C C
Data Move	, , ,	ı	
MOV A,[m] MOV [m],A MOV A,x	Move data memory to ACC Move ACC to data memory Move immediate data to ACC	1 1 ⁽¹⁾ 1	None None None
Bit Operation		'	110110
CLR [m].i SET [m].i	Clear bit of data memory Set bit of data memory	1 ⁽¹⁾	None None



Mnemonic	Description	Instruction Cycle	Flag Affected
Branch			
JMP addr	Jump unconditionally	2	None
SZ [m]	Skip if data memory is zero	1 ⁽²⁾	None
SZA [m]	Skip if data memory is zero with data movement to ACC	1 ⁽²⁾	None
SZ [m].i	Skip if bit i of data memory is zero	1 ⁽²⁾	None
SNZ [m].i	Skip if bit i of data memory is not zero	1 ⁽²⁾	None
SIZ [m]	Skip if increment data memory is zero	1 ⁽³⁾	None
SDZ [m]	Skip if decrement data memory is zero	1 ⁽³⁾	None
SIZA [m]	Skip if increment data memory is zero with result in ACC	1 ⁽²⁾	None
SDZA [m]	Skip if decrement data memory is zero with result in ACC	1 ⁽²⁾	None
CALL addr	Subroutine call	2	None
RET	Return from subroutine	2	None
RET A,x	Return from subroutine and load immediate data to ACC	2	None
Table Read			
TABRDC [m]	Read ROM code (current page) to data memory and TBLH	2 ⁽¹⁾	None
TABRDL [m]	Read ROM code (last page) to data memory and TBLH	2 ⁽¹⁾	None
Miscellaneous	S		
NOP	No operation	1	None
CLR [m]	Clear data memory	1 ⁽¹⁾	None
SET [m]	Set data memory	1 ⁽¹⁾	None
CLR WDT	Clear Watchdog Timer	1	TO,PD
CLR WDT1	Pre-clear Watchdog Timer	1	TO ⁽⁴⁾ ,PD ⁽⁴⁾
CLR WDT2	Pre-clear Watchdog Timer	1	TO ⁽⁴⁾ ,PD ⁽⁴⁾
SWAP [m]	Swap nibbles of data memory	1 ⁽¹⁾	None
SWAPA [m]	Swap nibbles of data memory with result in ACC	1	None
HALT	Enter power down mode	1	TO,PD

Note: x: Immediate data

m: Data memory address

A: Accumulator

i: 0~7 number of bits

addr: Program memory address

- √: Flag is affected
- -: Flag is not affected
- (1): If a loading to the PCL register occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks).
- (2): If a skipping to the next instruction occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks). Otherwise the original instruction cycle is unchanged.
- (3): (1) and (2)
- (4): The flags may be affected by the execution status. If the Watchdog Timer is cleared by executing the CLR WDT1 or CLR WDT2 instruction, the TO and PD are cleared. Otherwise the TO and PD flags remain unchanged.



Instruction Definition

ADC A,[m] Add data memory and carry to the accumulator

Description The contents of the specified data memory, accumulator and the carry flag are added si-

multaneously, leaving the result in the accumulator.

Operation $ACC \leftarrow ACC+[m]+C$

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	√	√	√	√

ADCM A,[m] Add the accumulator and carry to data memory

Description The contents of the specified data memory, accumulator and the carry flag are added si-

multaneously, leaving the result in the specified data memory.

Operation $[m] \leftarrow ACC+[m]+C$

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	√	√	√	√

ADD A,[m] Add data memory to the accumulator

Description The contents of the specified data memory and the accumulator are added. The result is

stored in the accumulator.

Operation $ACC \leftarrow ACC+[m]$

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	√	√	√	√

ADD A,x Add immediate data to the accumulator

Description The contents of the accumulator and the specified data are added, leaving the result in the

accumulator.

Operation $ACC \leftarrow ACC+x$

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	√	√	√	√

ADDM A,[m] Add the accumulator to the data memory

Description The contents of the specified data memory and the accumulator are added. The result is

stored in the data memory.

Operation $[m] \leftarrow ACC+[m]$

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	√	√	√	√



AND A,[m] Logical AND accumulator with data memory

Description Data in the accumulator and the specified data memory perform a bitwise logical_AND op-

eration. The result is stored in the accumulator.

Operation $ACC \leftarrow ACC "AND" [m]$

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	√	_	_

AND A,x Logical AND immediate data to the accumulator

Description Data in the accumulator and the specified data perform a bitwise logical_AND operation.

The result is stored in the accumulator.

Operation $ACC \leftarrow ACC "AND" x$

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	√	_	_

ANDM A,[m] Logical AND data memory with the accumulator

Description Data in the specified data memory and the accumulator perform a bitwise logical_AND op-

eration. The result is stored in the data memory.

Operation $[m] \leftarrow ACC "AND" [m]$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	С
_	_	_	_	_	√		_

CALL addr Subroutine call

Description The instruction unconditionally calls a subroutine located at the indicated address. The

program counter increments once to obtain the address of the next instruction, and pushes this onto the stack. The indicated address is then loaded. Program execution continues $\frac{1}{2}$

with the instruction at this address.

Operation Stack \leftarrow PC+1

 $\mathsf{PC} \leftarrow \mathsf{addr}$

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	_	_	_

CLR [m] Clear data memory

Description The contents of the specified data memory are cleared to 0.

Operation $[m] \leftarrow 00H$

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	_	_	_



CLR [m].i Clear bit of data memory

Description The bit i of the specified data memory is cleared to 0.

Operation $[m].i \leftarrow 0$

Affected flag(s)

Т	C2	TC1	ТО	PD	OV	Z	AC	С
-	_	_	_	_	_	_	_	_

CLR WDT Clear Watchdog Timer

Description The WDT is cleared (clears the WDT). The power down bit (PD) and time-out bit (TO) are

cleared.

Operation WDT \leftarrow 00H

PD and TO $\leftarrow 0$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	С
_	_	0	0	_	_	_	_

CLR WDT1 Preclear Watchdog Timer

Description Together with CLR WDT2, clears the WDT. PD and TO are also cleared. Only execution of

this instruction without the other preclear instruction just sets the indicated flag which implies this instruction has been executed and the TO and PD flags remain unchanged.

Operation $WDT \leftarrow 00H^*$

PD and TO ← 0*

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	0*	0*	_	_	_	_

CLR WDT2 Preclear Watchdog Timer

Description Together with CLR WDT1, clears the WDT. PD and TO are also cleared. Only execution of

this instruction without the other preclear instruction, sets the indicated flag which implies

this instruction has been executed and the TO and PD flags remain unchanged.

Operation $WDT \leftarrow 00H^*$

PD and TO ← 0*

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	0*	0*	_	_	_	_

CPL [m] Complement data memory

Description Each bit of the specified data memory is logically complemented (1's complement). Bits

which previously contained a 1 are changed to 0 and vice-versa.

Operation $[m] \leftarrow [\overline{m}]$

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	√	_	_



CPLA [m] Complement data memory and place result in the accumulator

Description Each bit of the specified data memory is logically complemented (1's complement). Bits

which previously contained a 1 are changed to 0 and vice-versa. The complemented result is stored in the accumulator and the contents of the data memory remain unchanged.

Operation $ACC \leftarrow [\overline{m}]$

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	√	_	_

DAA [m] Decimal-Adjust accumulator for addition

Description The accumulator value is adjusted to the BCD (Binary Coded Decimal) code. The accumu-

lator is divided into two nibbles. Each nibble is adjusted to the BCD code and an internal carry (AC1) will be done if the low nibble of the accumulator is greater than 9. The BCD adjustment is done by adding 6 to the original value if the original value is greater than 9 or a carry (AC or C) is set; otherwise the original value remains unchanged. The result is stored

in the data memory and only the carry flag (C) may be affected.

Operation If ACC.3~ACC.0 >9 or AC=1

then [m].3~[m].0 \leftarrow (ACC.3~ACC.0)+6, AC1= \overline{AC} else [m].3~[m].0 \leftarrow (ACC.3~ACC.0), AC1=0

and

If ACC.7~ACC.4+AC1 >9 or C=1

then [m].7~[m].4 \leftarrow ACC.7~ACC.4+6+AC1,C=1 else [m].7~[m].4 \leftarrow ACC.7~ACC.4+AC1,C=C

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	_	_	√

DEC [m] Decrement data memory

Description Data in the specified data memory is decremented by 1.

Operation $[m] \leftarrow [m]-1$

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	√	_	_

DECA [m] Decrement data memory and place result in the accumulator

Description Data in the specified data memory is decremented by 1, leaving the result in the accumula-

tor. The contents of the data memory remain unchanged.

Operation $ACC \leftarrow [m]-1$

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	√	_	_



HALT Enter power down mode

Description This instruction stops program execution and turns off the system clock. The contents of

the RAM and registers are retained. The WDT and prescaler are cleared. The power down

bit (PD) is set and the WDT time-out bit (TO) is cleared.

Operation $PC \leftarrow PC+1$

 $PD \leftarrow 1$ $TO \leftarrow 0$

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	0	1	_	_	_	_

INC [m] Increment data memory

Description Data in the specified data memory is incremented by 1

Operation $[m] \leftarrow [m]+1$

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	√	_	_

INCA [m] Increment data memory and place result in the accumulator

Description Data in the specified data memory is incremented by 1, leaving the result in the accumula-

tor. The contents of the data memory remain unchanged.

Operation $ACC \leftarrow [m]+1$

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_			_	_	√		

JMP addr Directly jump

Description The program counter are replaced with the directly-specified address unconditionally, and

control is passed to this destination.

Operation PC ←addr

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	_	_	_

MOV A,[m] Move data memory to the accumulator

Description The contents of the specified data memory are copied to the accumulator.

Operation $ACC \leftarrow [m]$

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	_	_	_



MOV A,x Move immediate data to the accumulator

Description The 8-bit data specified by the code is loaded into the accumulator.

Operation $ACC \leftarrow x$

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	_	_	_

MOV [m],A Move the accumulator to data memory

Description The contents of the accumulator are copied to the specified data memory (one of the data

memories).

Operation $[m] \leftarrow ACC$

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
	_	_	_		_		_

NOP No operation

Description No operation is performed. Execution continues with the next instruction.

Operation $PC \leftarrow PC+1$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	С
_	_	_	_	_	_	_	_

OR A,[m] Logical OR accumulator with data memory

Description Data in the accumulator and the specified data memory (one of the data memories) per-

form a bitwise logical_OR operation. The result is stored in the accumulator.

Operation $ACC \leftarrow ACC \ "OR" \ [m]$

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	√	_	_

OR A,x Logical OR immediate data to the accumulator

Description Data in the accumulator and the specified data perform a bitwise logical OR operation.

The result is stored in the accumulator.

Operation $ACC \leftarrow ACC "OR" x$

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	√	_	_

ORM A,[m] Logical OR data memory with the accumulator

Description Data in the data memory (one of the data memories) and the accumulator perform a

bitwise logical_OR operation. The result is stored in the data memory.

Operation $[m] \leftarrow ACC "OR" [m]$

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	√	_	_



RET Return from subroutine

Description The program counter is restored from the stack. This is a 2-cycle instruction.

Operation $PC \leftarrow Stack$

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	_	_	_

RET A,x Return and place immediate data in the accumulator

Description The program counter is restored from the stack and the accumulator loaded with the speci-

fied 8-bit immediate data.

Operation $PC \leftarrow Stack$

 $ACC \leftarrow x$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	С
_	_	_	_	_	_	_	

RL [m] Rotate data memory left

Description The contents of the specified data memory are rotated 1 bit left with bit 7 rotated into bit 0.

Operation [m].(i+1) \leftarrow [m].i; [m].i:bit i of the data memory (i=0~6)

 $[m].0 \leftarrow [m].7$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	С
_	_	_	_		_		

RLA [m] Rotate data memory left and place result in the accumulator

Description Data in the specified data memory is rotated 1 bit left with bit 7 rotated into bit 0, leaving the

rotated result in the accumulator. The contents of the data memory remain unchanged.

Operation ACC.(i+1) \leftarrow [m].i; [m].i:bit i of the data memory (i=0~6)

 $ACC.0 \leftarrow [m].7$

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	_	_	_

RLC [m] Rotate data memory left through carry

Description The contents of the specified data memory and the carry flag are rotated 1 bit left. Bit 7 re-

places the carry bit; the original carry flag is rotated into the bit 0 position.

Operation [m].(i+1) \leftarrow [m].i; [m].i:bit i of the data memory (i=0~6)

 $[m].0 \leftarrow C \\ C \leftarrow [m].7$

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	_	_	√



RLCA [m] Rotate left through carry and place result in the accumulator

Description Data in the specified data memory and the carry flag are rotated 1 bit left. Bit 7 replaces the

carry bit and the original carry flag is rotated into bit 0 position. The rotated result is stored

in the accumulator but the contents of the data memory remain unchanged.

Operation ACC.(i+1) \leftarrow [m].i; [m].i:bit i of the data memory (i=0~6)

 $\begin{array}{l} \mathsf{ACC.0} \leftarrow \mathsf{C} \\ \mathsf{C} \ \leftarrow [\mathsf{m}].7 \end{array}$

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	_	_	√

RR [m] Rotate data memory right

Description The contents of the specified data memory are rotated 1 bit right with bit 0 rotated to bit 7.

Operation [m].i \leftarrow [m].i:bit i of the data memory (i=0 \sim 6)

 $[m].7 \leftarrow [m].0$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	С
	_	_	_	_	_	_	_

RRA [m] Rotate right and place result in the accumulator

Description Data in the specified data memory is rotated 1 bit right with bit 0 rotated into bit 7, leaving

the rotated result in the accumulator. The contents of the data memory remain unchanged.

Operation ACC.(i) \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6)

 $ACC.7 \leftarrow [m].0$

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	_	_	_

RRC [m] Rotate data memory right through carry

Description The contents of the specified data memory and the carry flag are together rotated 1 bit

right. Bit 0 replaces the carry bit; the original carry flag is rotated into the bit 7 position.

Operation [m].i \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0 \sim 6)

 $[m].7 \leftarrow C$ $C \leftarrow [m].0$

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	_	_	√



RRCA [m] Rotate right through carry and place result in the accumulator

Description Data of the specified data memory and the carry flag are rotated 1 bit right. Bit 0 replaces

the carry bit and the original carry flag is rotated into the bit 7 position. The rotated result is stored in the accumulator. The contents of the data memory remain unchanged.

Operation ACC.i \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6)

 $\begin{array}{l} ACC.7 \leftarrow C \\ C \leftarrow [m].0 \end{array}$

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_		_	_	_	_	_	√

SBC A,[m] Subtract data memory and carry from the accumulator

Description The contents of the specified data memory and the complement of the carry flag are sub-

tracted from the accumulator, leaving the result in the accumulator.

Operation $ACC \leftarrow ACC+[m]+C$

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_			_	√	√	√	√

SBCM A,[m] Subtract data memory and carry from the accumulator

Description The contents of the specified data memory and the complement of the carry flag are sub-

tracted from the accumulator, leaving the result in the data memory.

Operation $[m] \leftarrow ACC + \overline{[m]} + C$

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	\checkmark	√	√	√

SDZ [m] Skip if decrement data memory is 0

Description The contents of the specified data memory are decremented by 1. If the result is 0, the next

instruction is skipped. If the result is 0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction.

tion (2 cycles). Otherwise proceed with the next instruction (1 cycle).

 $\label{eq:Skip if ([m]-1)=0, [m] lemma of model of the content o$

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	_	_	_

SDZA [m] Decrement data memory and place result in ACC, skip if 0

Description The contents of the specified data memory are decremented by 1. If the result is 0, the next

instruction is skipped. The result is stored in the accumulator but the data memory remains unchanged. If the result is 0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cy-

cles). Otherwise proceed with the next instruction (1 cycle).

Operation Skip if ([m]-1)=0, ACC \leftarrow ([m]-1)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	_	_	_



SET [m] Set data memory

Description Each bit of the specified data memory is set to 1.

Operation $[m] \leftarrow FFH$

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	_	_	_

SET [m]. i Set bit of data memory

Description Bit i of the specified data memory is set to 1.

Operation $[m].i \leftarrow 1$

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	_	_	_

SIZ [m] Skip if increment data memory is 0

Description The contents of the specified data memory are incremented by 1. If the result is 0, the fol-

lowing instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with

the next instruction (1 cycle).

Operation Skip if ([m]+1)=0, $[m] \leftarrow ([m]+1)$

Affected flag(s)

TC	2 TC1	ТО	PD	OV	Z	AC	С
	. _		_	_	_	_	_

SIZA [m] Increment data memory and place result in ACC, skip if 0

Description The contents of the specified data memory are incremented by 1. If the result is 0, the next

instruction is skipped and the result is stored in the accumulator. The data memory remains unchanged. If the result is 0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper

instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle).

Operation Skip if ([m]+1)=0, ACC $\leftarrow ([m]+1)$

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_		_	_	_	_

SNZ [m].i Skip if bit i of the data memory is not 0

Description If bit i of the specified data memory is not 0, the next instruction is skipped. If bit i of the data

memory is not 0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Other-

wise proceed with the next instruction (1 cycle).

Operation Skip if [m].i≠0

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	_	_	_



SUB A,[m] Subtract data memory from the accumulator

Description The specified data memory is subtracted from the contents of the accumulator, leaving the

result in the accumulator.

Operation $ACC \leftarrow ACC+[\overline{m}]+1$

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	√	√	\checkmark	√

SUBM A,[m] Subtract data memory from the accumulator

Description The specified data memory is subtracted from the contents of the accumulator, leaving the

result in the data memory.

Operation $[m] \leftarrow ACC + [\overline{m}] + 1$

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	\checkmark	√	\checkmark	\checkmark

SUB A,x Subtract immediate data from the accumulator

Description The immediate data specified by the code is subtracted from the contents of the accumula-

tor, leaving the result in the accumulator.

Operation $ACC \leftarrow ACC + x + 1$

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	√	√	√	√

SWAP [m] Swap nibbles within the data memory

Description The low-order and high-order nibbles of the specified data memory (1 of the data memo-

ries) are interchanged.

Operation [m].3~[m].0 \leftrightarrow [m].7~[m].4

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	_	_	_

SWAPA [m] Swap data memory and place result in the accumulator

Description The low-order and high-order nibbles of the specified data memory are interchanged, writ-

ing the result to the accumulator. The contents of the data memory remain unchanged.

Operation $ACC.3\sim ACC.0 \leftarrow [m].7\sim [m].4$

ACC.7~ACC.4 ← [m].3~[m].0

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	_	_	_



SZ [m] Skip if data memory is 0

Description If the contents of the specified data memory are 0, the following instruction, fetched during

the current instruction execution, is discarded and a dummy cycle is replaced to get the

proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle).

Operation Skip if [m]=0

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	_		_

SZA [m] Move data memory to ACC, skip if 0

Description The contents of the specified data memory are copied to the accumulator. If the contents is

0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed

with the next instruction (1 cycle).

Operation Skip if [m]=0

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	_	_	_

Skip if bit i of the data memory is 0 SZ [m].i

Description If bit i of the specified data memory is 0, the following instruction, fetched during the current

instruction execution, is discarded and a dummy cycle is replaced to get the proper instruc-

tion (2 cycles). Otherwise proceed with the next instruction (1 cycle).

Operation Skip if [m].i=0

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	_	_	_

TABRDC [m] Move the ROM code (current page) to TBLH and data memory

The low byte of ROM code (current page) addressed by the table pointer (TBLP) is moved Description

to the specified data memory and the high byte transferred to TBLH directly.

Operation [m] ← ROM code (low byte)

TBLH ← ROM code (high byte)

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	_	_	_

TABRDL [m] Move the ROM code (last page) to TBLH and data memory

The low byte of ROM code (last page) addressed by the table pointer (TBLP) is moved to Description

the data memory and the high byte transferred to TBLH directly.

Operation $[m] \leftarrow ROM code (low byte)$

TBLH ← POM code (high byte)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	_	_	_



XOR A,[m] Logical XOR accumulator with data memory

Description Data in the accumulator and the indicated data memory perform a bitwise logical Exclu-

sive_OR operation and the result is stored in the accumulator.

Operation $ACC \leftarrow ACC "XOR" [m]$

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_		_	_	√		_

XORM A,[m] Logical XOR data memory with the accumulator

Description Data in the indicated data memory and the accumulator perform a bitwise logical Exclu-

sive_OR operation. The result is stored in the data memory. The 0 flag is affected.

Operation $[m] \leftarrow ACC "XOR" [m]$

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	√	_	_

XOR A,x Logical XOR immediate data to the accumulator

Description Data in the accumulator and the specified data perform a bitwise logical Exclusive_OR op-

eration. The result is stored in the accumulator. The 0 flag is affected.


Operation $ACC \leftarrow ACC "XOR" x$


TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	√	_	_



Package Information

20-pin SOP (300mil) Outline Dimensions









Cumbal	Dimensions in mil				
Symbol	Min.	Nom.	Max.		
А	394	_	419		
В	290	_	300		
С	14	_	20		
C'	490	_	510		
D	92	_	104		
Е	_	50	_		
F	4	_	_		
G	32	_	38		
Н	4	_	12		
α	0°	_	10°		



24-pin SOP (300mil) Outline Dimensions








Complete al	Dimensions in mil				
Symbol	Min.	Nom.	Max.		
А	394	_	419		
В	290	_	300		
С	14	_	20		
C'	590	_	614		
D	92	_	104		
E	_	50	_		
F	4	_	_		
G	32	_	38		
Н	4	_	12		
α	0°	_	10°		



Product Tape and Reel Specifications

Reel Dimensions



SOP 20W


Symbol	Description	Dimensions in mm
А	Reel Outer Diameter	330±1.0
В	Reel Inner Diameter	62±1.5
С	Spindle Hole Diameter	13.0+0.5 -0.2
D	Key Slit Width	2.0±0.5
T1	Space Between Flange	24.8+0.3 -0.2
T2	Reel Thickness	30.2±0.2

SOP 24W

Symbol	Description	Dimensions in mm
Α	Reel Outer Diameter	330±1.0
В	Reel Inner Diameter	62±1.5
С	Spindle Hole Diameter	13.0+0.5 -0.2
D	Key Slit Width	2.0±0.5
T1	Space Between Flange	24.8+0.3 -0.2
T2	Reel Thickness	30.2±0.2



Carrier Tape Dimensions



SOP 20W

Symbol	Description	Dimensions in mm
W	Carrier Tape Width	24.0+0.3 -0.1
Р	Cavity Pitch	12.0±0.1
E	Perforation Position	1.75±0.1
F	Cavity to Perforation (Width Direction)	11.5±0.1
D	Perforation Diameter	1.5+0.1
D1	Cavity Hole Diameter	1.5+0.25
P0	Perforation Pitch	4.0±0.1
P1	Cavity to Perforation (Length Direction)	2.0±0.1
A0	Cavity Length	10.8±0.1
В0	Cavity Width	13.3±0.1
K0	Cavity Depth	3.2±0.1
t	Carrier Tape Thickness	0.3±0.05
С	Cover Tape Width	21.3

SOP 24W

Symbol	Description	Dimensions in mm
W	Carrier Tape Width	24.0±0.3
Р	Cavity Pitch	12.0±0.1
Е	Perforation Position	1.75±0.1
F	Cavity to Perforation (Width Direction)	11.5±0.1
D	Perforation Diameter	1.55+0.1
D1	Cavity Hole Diameter	1.5+0.25
P0	Perforation Pitch	4.0±0.1
P1	Cavity to Perforation (Length Direction)	2.0±0.1
A0	Cavity Length	10.9±0.1
В0	Cavity Width	15.9±0.1
K0	Cavity Depth	3.1±0.1
t	Carrier Tape Thickness	0.35±0.05
С	Cover Tape Width	21.3



Holtek Semiconductor Inc. (Headquarters)

No.3, Creation Rd. II, Science Park, Hsinchu, Taiwan

Tel: 886-3-563-1999 Fax: 886-3-563-1189 http://www.holtek.com.tw

Holtek Semiconductor Inc. (Taipei Sales Office)

4F-2, No. 3-2, YuanQu St., Nankang Software Park, Taipei 115, Taiwan

Tel: 886-2-2655-7070

Fax: 886-2-2655-7373

Fax: 886-2-2655-7383 (International sales hotline)

Holtek Semiconductor Inc. (Shanghai Sales Office)

7th Floor, Building 2, No.889, Yi Shan Rd., Shanghai, China 200233

Tel: 021-6485-5560 Fax: 021-6485-0313 http://www.holtek.com.cn

Holtek Semiconductor Inc. (Shenzhen Sales Office) 43F, SEG Plaza, Shen Nan Zhong Road, Shenzhen, China 518031

Tel: 0755-8346-5589 Fax: 0755-8346-5590 ISDN: 0755-8346-5591

Holtek Semiconductor Inc. (Beijing Sales Office)

Suite 1721, Jinyu Tower, A129 West Xuan Wu Men Street, Xicheng District, Beijing, China 100031

Tel: 010-6641-0030, 6641-7751, 6641-7752

Fax: 010-6641-0125

Holmate Semiconductor, Inc. (North America Sales Office)

46712 Fremont Blvd., Fremont, CA 94538

Tel: 510-252-9880 Fax: 510-252-9885 http://www.holmate.com

Copyright © 2003 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.