# HTG12B0
4-Bit Microcontroller

Features

- Operating voltage: 2.4V~3.6V
- Eight input lines
- Eight input/output lines
- Five working registers
- 4K × 8 × 4 program ROM
- 128 × 4 × 8 (4096) bits data memory RAM
- Sound effect circuit
- 40 segment × 16 common, 1/4 bias LCD driver
- LCD output is fixed at 4.4V

- RC oscillator & 32768Hz crystal oscillator
- 8-bit timer with internal or external clock source
- Internal timer overflow
- Up to 4μs instruction cycle with 1MHz system clock
- One level subroutine nesting
- Halt feature reduces power consumption
- 8-bit table read instruction

General Description

The HTG12B0 is a processor from HOLTEK's 4-bit stand-alone single chip microcontroller specially designed for LCD display and time piece product applications.

It is ideally suited for multiple LCD for time piece low power applications among which are calculators, scales, calendar and hand held LCD products.

Block Diagram

Note: ACC: Accumulator
R0~R4: Working registers
ROMB: ROM bank switch
RAMB: RAM bank switch
LCDC: LCD control register
PA, PB: I/O ports
PS, PM: Input ports

Pad Assignment

Chip size: $3060 \times 5140 \ (\mu m)^2$

* The IC substrate should be connected to VSS in the PCB layout artwork.

Pad Coordinates

Unit: μm

Pad No.	X	Y	Pad No.	X	Y	Pad No.	X	Y
1	−1394.56	2163.72	33	1204.48	−2436.28	65	1398.48	972.60
2	−1394.56	2043.72	34	1324.48	−2436.28	66	1398.48	1092.60
3	−1394.56	1923.72	35	1398.48	−2436.28	67	1398.48	1381.40
4	−1394.56	1803.72	36	1398.48	−2436.28	68	1398.48	1501.40
5	−1394.56	1683.72	37	1398.48	−2436.28	69	1398.48	1790.20
6	−1394.56	1563.72	38	1398.48	−2436.28	70	1398.48	1910.20
7	−1394.56	1443.72	39	1398.48	−2436.28	71	1398.48	2199.00
8	−1394.56	1323.72	40	1398.48	−2436.28	72	1327.44	2436.28
9	−1394.56	1203.72	41	1398.48	−2436.28	73	1207.44	2436.28
10	−1368.40	998.68	42	1398.48	−2436.28	74	1087.44	2436.28
11	−1368.40	749.88	43	1398.48	−2436.28	75	967.44	2436.28
12	−1368.40	515.16	44	1398.48	−2436.28	76	847.44	2436.28
13	−1368.40	266.36	45	1398.48	−2436.28	77	727.44	2436.28
14	−1368.40	31.64	46	1398.48	−2436.28	78	607.44	2436.28
15	−1368.40	−217.16	47	1398.48	−2436.28	79	487.44	2436.28
16	−1368.40	−451.88	48	1398.48	−2436.28	80	367.44	2436.28
17	−1368.40	−700.68	49	1398.48	−2436.28	81	247.44	2436.28
18	−1368.40	−935.40	50	1398.48	−2177.80	82	127.44	2436.28
19	−1304.07	−1189.85	51	1398.48	−1889.00	83	7.44	2436.28
20	−1304.07	−1344.25	52	1398.48	−1769.00	84	−112.56	2436.28
21	−1318.48	−1483.72	53	1398.48	−1480.20	85	−232.56	2436.28
22	−1355.04	−1630.76	54	1398.48	−1360.20	86	−352.56	2436.28
23	−1355.04	−1750.76	55	1398.48	−1071.40	87	−472.56	2436.28
24	−1355.04	−1885.00	56	1398.48	−951.40	88	−592.56	2436.28
25	−1355.04	−2005.00	57	1398.48	−662.60	89	−712.56	2436.28
26	−1343.84	−2164.44	58	1398.48	−542.60	90	−832.56	2436.28
27	−1315.52	−2436.28	59	1398.48	−253.80	91	−952.56	2436.28
28	−1195.52	−2436.28	60	1398.48	−133.80	92	−1072.56	2436.28
29	−1075.52	−2436.28	61	1398.48	155.00	93	−1192.56	2436.28
30	−955.52	−2436.28	62	1398.48	275.00	94	−1312.56	2436.28
31	−835.52	−2436.28	63	1398.48	563.80			
32	−715.52	−2436.28	64	1398.48	683.80			

September 8, 1999

Pad Description

Pad No.	Pad Name	I/O	Mask Option	Description
4~7 94, 1~3	PS3~PS0 PM3~PM0	I	Pull-high or None. Note 2	Input pins for input only
8	TMCLK	I	Pull-high or None. Note 4	Input for TIMER clock TIMER can be clocked by an external clock or an internal frequency source.
9	$\overline{RES}$	I	—	Input to reset an internal LSI Reset is active on logical low level.
17~14 10~13	PA3~PA0 PB3~PB0	I/O	CMOS or NMOS with Pull-high or None. Note 3	Input/output pins
19, 20	BZ, $\overline{BZ}$	O	Note 1	Sound effect outputs
21	VDD	I	—	Positive power supply
23 22	OSCI OSCO	I O	—	An external resistor between OSCI and OSCO is needed for internal system clock.
25 24	XIN XOUT	I O	—	32768Hz crystal oscillator for time base, LCD clock
26	VSS	I	—	Negative power supply, GND
27~30	VLC1~VLC4	I	—	LCD system power 1/4 bias generated
31~34	VOUT1~VOUT4	I	—	LCD system voltage booster condenser connecting terminal
35~50	COM15~COM0	O	—	Output for LCD panel common plate
51~90	SEG39~SEG0	O	—	LCD driver outputs for LCD panel segment
93 18 92 91	T512 T1D TEST1 TEST2	O O I I		For test mode only TEST1 and TEST2 are left open when the chip is in normal operation (with an internal pull-high resistor).

Note: 1. The system clock provides six different sources selectable by mask option to drive the sound effect clock. If the Holtek sound library is used, only 128K and 64K are acceptable.

2. Each bit of ports PM, PS can be a trigger source of the HALT interrupt, selectable by mask option.

3. Each bit of ports PA, PB can be selected as CMOS for output pin only, or as NMOS for I/O pin with pull-high resistor or none by mask option.

4. 14 internal clock sources can be selected by mask option to drive TMCLK. Note that TMCLK should not be connected to a pull high resistor if an internal source is used.

Absolute Maximum Ratings

Supply Voltage .... –0.3V to 5.5V   Input Voltage .... V_{SS}–0.3 to V_{DD}+0.3

Storage Temperature .... –50°C to 125°C   Operating Temperature .... 0°C to 70°C

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

D.C. Characteristics

Ta=25°C

Symbol	Parameter	Test Conditions		Min.	Typ.	Max.	Unit
		V_{DD}	Conditions				
V_{DD}	Operating Voltage	—	—	2.4	3	3.6	V
I_{DD}	Operating Current	3V	No load, f_{SYS}=512kHz	—	200	300	μA
I_{STB}	Standby Current, (f_{SYS} OFF and RTC ON, LCD ON)	3V	Halt mode	—	10	15	μA
V_{IL}	Input Low Voltage	3V	—	0	—	$0.2V_{DD}$	V
V_{IH}	Input High Voltage	3V	—	$0.8V_{DD}$	—	V_{DD}	V
I_{OL1}	PA, PB, BZ and $\overline{BZ}$ Output Sink Current	3V	V_{OL}=0.3V	1.5	3	—	mA
I_{OH1}	PA, PB, BZ and $\overline{BZ}$ Output Source Current	3V	V_{OH}=2.7V	–0.5	–1	—	mA
I_{OL2}	Segment Output Sink Current	3V	V_{OL}=0.44V V_{LCD}=4.4V	100	200	—	μA
I_{OH2}	Segment Output Source Current	3V	V_{OH}=4.0V V_{LCD}=4.4V	30	60	—	μA
R_{PH}	Pull-high Resistor	3V	PS, PM, $\overline{RES}$, TMCLK	50	100	150	kΩ
V_{LCD}	V_{LCD} Output Voltage	3V	—	3.96	4.4	4.84	V

A.C. Characteristics

Ta=25°C

Symbol	Parameter	Test Conditions		Min.	Typ.	Max.	Unit
		V_{DD}	Conditions				
f_{SYS}	System Clock	3V	R=620kΩ~51kΩ	128	—	1000	kHz
t_{CY}	Cycle Time	3V	f_{SYS}=1MHz	—	4	—	μs
f_{TIMER}	Timer I/P Frequency (TMCLK)	3V	—	0	—	1000	kHz
t_{RES}	Reset Pulse Width	—	—	5	—	—	ms
f_{SOUND}	Sound Effect Clock	—	—	—	*64 or 128	—	kHz

*: Only these two clocking signal frequencies are supported by the Holtek sound library.

Functional Description

Program counter – PC

This counter addresses the program ROM and is arranged as a 12-bit binary counter from PC0 to PC11 whose contents specify a maximum of 4096 addresses. The program counter counts with an increment of 1 or 2 with each execution of an instruction.

When executing the jump instruction (JMP, JNZ, JC, JTMR,...), a subroutine call, initial reset, internal interrupt, RTC interrupt or returning from a subroutine, the program counter is loaded with the corresponding instruction data as shown in the table.

Note: P0~P11: Instruction code
@: PC11 keeps current value
S0~S11: Stack register bits
ROMB0 and ROMB1 are set to 0 at power on reset.

Program memory – ROM

The program memory is the executable memory and is arranged in a 4096×8-bit format. There are four banks for program memory in HTG12B0, each bank shown in the figure can be switched by assigning ROMB0 and ROMB1 (bit0 and bit1 of ROMB). ROMB is the ROM bank pointer and can be written only by executing "MOV ROMB, A" instruction. Bit 2 and bit 3 of ROMB are unused bits. The address is specified by the program counter (PC). Four special locations are reserved as described next.

• Location 000H: (Bank 0)
Activating the processor $\overline{RES}$ pin causes the first instruction to be fetched from location 0.


Program memory ROMB=XX00B

Program memory ROMB=XX01B

- Location 004H: (Bank 0~3)

  Contains the timer interrupt resulting from a TIMER overflow. If the interrupt is enabled, the CPU begins execution at location 004H.

- Location 008H: (Bank 0~3)

  Activating the RTC of the processor with the interrupts enabled causes the program to jump to this location.

- Locations n00H to nFFH: (Bank 0~3)

  Each page in the program memory consists of 256 bytes. This area from n00H to nFFH and F00H to FFFH can be used as a look-up table. Instructions such as READ R4A, READ MR0A, READF R4A, READF MR0A can read the table and transfer the contents of the table to ACC and R4 or to ACC and a data memory address specified by the register pair R1,R0. However as R1,R0 can only store 8 bits, these instructions cannot fully specify the full 12 bit program memory address. For this reason a jump instruction should first be used to place the program counter in the right page. The above instructions can then be used to read the look up table data.

Note that the page number n must be greater than zero since some locations in page 0 are reserved for specific usage. This area may function as normal program memory.

The program memory mapping is shown in the diagram.

In the execution of an instruction, the program counter is added before the execution phase, so careful manipulation of READ MR0A and READ R4A is required in the page margin.


Program memory ROMB=XX10B

Program memory ROMB=XX11B

Mode	Program Counter													
	PC13	PC12	PC11	PC10	PC9	PC8	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0
Initial reset	ROMB1	ROMB0	0	0	0	0	0	0	0	0	0	0	0	0
Internal interrupt	ROMB1	ROMB0	0	0	0	0	0	0	0	0	0	1	0	0
RTC interrupt	ROMB1	ROMB0	0	0	0	0	0	0	0	0	1	0	0	0
Jump, call instruction	ROMB1	ROMB0	P11	P10	P9	P8	P7	P6	P5	P4	P3	P2	P1	P0
Conditional branch	ROMB1	ROMB0	@	P10	P9	P8	P7	P6	P5	P4	P3	P2	P1	P0
Return from subroutine	ROMB1	ROMB0	S11	S10	S9	S8	S7	S6	S5	S4	S3	S2	S1	S0

Program memory

Temporary data memory

Stack register

The stack register is a group of registers used to save the contents of the program counter (PC) and is arranged into 13 bits × 1 level. One bit is used to store the carry flag. An interrupt will force the contents of the PC and the carry flag onto the stack register. A subroutine call will also cause the PC contents to be pushed onto the stack; however the carry flag will not be stored. At the end of a subroutine or an interrupt routine which is signaled by a return instruction, RET or RETI restore the program counter to its previous value from stack register. Executing ″RETI″ instruction will restore the carry flag from the stack register, but ″RET″ does not.

Working registers – R0, R1, R2, R3, R4

There are five working registers (R0, R1, R2, R3, R4) usually used to store the frequently accessed intermediate results. Using the instructions INC Rn and DEC Rn the working registers can increment (+1) or decrement (–1). The JNZ Rn (n=0, 1, 4) instruction makes efficient use of the working registers as a program loop counter. Also the register pairs R0,R1 and R2,R3 are used as a data memory pointer when the memory transfer instruction is executed.

Data memory – RAM

The static data memory (RAM) is arranged in 128×4-bit format and is used to store data. All of the data memory locations are indirectly addressable through the register pair R1,R0 or R3,R2; for example MOV A,[R3R2] or MOV [R3R2],A.

There are two areas in the data memory, the temporary data area and display data area. Access to the temporary data area is from 00H to 7FH of RAM bank 0~RAM bank 7. Access to the display data area is from B0H to FFH of LCD bank 0 and bank 1.

There are eight banks for the temporary data memory in HTG12B0, each bank shown in the figure can be switched by assigning RAMB0~RAMB2 (bit 0~bit 2 of RAMB). RAMB is the RAM bank pointer and can be written only by executing ″MOV RAMB, A″ instruction. Bit 3 of RAMB is unused bit. Each bank maps to different area of the data memory.

There are two banks for displaying the data memory, each bank can be switched by the assignment of LCDC0 (bit 0 of LCDC). LCDC is a control register for LCD application and can be written only by executing ″MOV LCDC, A″ instruction.

When data is written into the display data area, it is automatically read by the LCD driver which then generates the corresponding LCD driving signals.

Display data memory

The locations between the temporary and display data areas are undefined and cannot be used.

Accumulator – ACC

The accumulator is the most important data register in the processor. It is one of the sources of input to the ALU and the destination of the results of the operations performed in the ALU. Data to and from the I/O ports and memory also passes through the accumulator.

Arithmetic and logic unit – ALU

This circuit performs the following arithmetic and logic operations ...

• Add with or without carry

• Subtract with or without carry

• AND, OR, Exclusive–OR

• Rotate right, left through carry

• BCD decimal adjust for addition

• Increment, decrement

• Data transfers

• Branch decisions

The ALU not only outputs the results of data operations, but also sets the status of the carry flag (CF) in some instructions.

Timer/counter

The HTG12B0 contains a programmable 8-bit count-up counter which can be used to count external events or used as a clock to generate an accurate time base.

If the 8-bit timer clock is supplied by an external source from pin TMCLK, synchronization problems may occur when reading the data from the timer. It is therefore recommended that the timer is stopped before retrieving the data. The 8-bit counter will increment on the rising edge of the clock whether it is internally or externally generated.

The Timer/Counter may be set and read with software instructions and stopped by a hardware reset or a TIMER OFF instruction. To re-start the timer, load the counter with the value XXH and then issue a TIMER ON instruction. Note that XX is the desired start count immediate value of the 8 bits. Once the Timer/Counter is started it increments to a maximum count of FFH and then overflows to zero (00H). It then continues to count until stopped by a TIMER OFF instruction or a reset.

The increment from the maximum count of FFH to a zero (00H) triggers a timer flag TF and an internal interrupt request. The interrupt may be enabled or disabled by executing the EI and DI instructions. If the interrupt is enabled, the timer overflow will cause a subroutine call to location 4. The state of the timer flag can also be tested with the conditional jump instruction JTMR. The timer flag is cleared after the interrupt or the JTMR instruction is executed.

If an internal source is used, the frequency is determined by the system clock and the parameter n as defined in the equation. The frequency of the internal frequency source can be selected by mask option.

$$\text{Frequency of TIMER clock} = \frac{\text{system clock}}{2^n}$$

where n=0, 1, 2... 3 selectable by mask option.

RTC

There is a real time clock (RTC) function implemented on the HTG12B0. The RTC function is used to generate an accurate time period. The RTC circuit clock source comes from the 32768Hz crystal oscillator. The block diagram is shown as follows.

The output of RTC can be selected by mask option.

$$\text{Frequency of RTC output} = \frac{256}{2^n}, n=0\sim7$$

The RTC output is used to generate an interrupt signal.

Interrupt

The HTG12B0 provides both TIMER and RTC interrupt modes. The DI and EI instructions are used to disable and enable the interrupts. When the RTC is activated during enable interrupt mode and the program is not within a CALL subroutine, this causes a subroutine call to location 8 and reset the interrupt latch.

Likewise when the timer flag is set in the enable interrupt mode and the program is not within a CALL subroutine, the TIMER interrupt is activated. This cause a subroutine call to location 4 and resets the timer flag. If both TIMER and RTC interrupts arrive at the same time, the RTC one will be serviced first.

When running under a CALL subroutine or DI the interrupt acknowledge is on hold until the RET or EI instruction is invoked. The CALL instruction should not be used within an interrupt routine as unpredictable results may occur. If within a CALL subroutine both TIMER and RTC interrupt occur, no matter what order they arrive in, the RTC interrupt will be serviced first after leaving the CALL subroutine. This also applies if the two interrupt arrive at the same time.

The interrupts are disabled by a hardware reset or a DI instruction. They remain disabled until the EI instruction is executed.

Initial reset

The HTG12B0 provides a $\overline{RES}$ pin for system initialization. This pin is equipped with an internal pull high resistor and in combination with an external 0.1μ~1μF capacitor, it provides an internal reset pulse of sufficient length to guarantee a reset to all internal circuits. If the reset pulse is generated externally, the $\overline{RES}$ pin must be held low at least 5ms.

When $\overline{RES}$ is active, the internal block will be initialized as shown below:

PC	000H
TIMER	Stop
Timer flag	Reset (low)
SOUND	Sound off and One sing mode
Output port A	High (or floating state)
LCD output	Enable
BZ and $\overline{BZ}$ output	Low level
ROMB	XX00B
RAMB	X000B
LCDC	1100B

HALT

This is a special feature of the HTG12B0 to interrupt the chip's normal operation and reduce power consumption. When a HALT is executed the following happens ...

• The system clock will be stopped

• The contents of the on-chip RAM and registers remain unchanged

• RTC oscillator keeps on running

• BZ and $\overline{BZ}$ maintain low level output

The system can leave the HALT mode through initial reset or RTC interrupt or wake-up from the following entry of program counter value.

Initial reset: 00H

Wake-up: next address of the HALT instruction

When the halt status is terminated by the RTC interrupt, the following procedure takes place:

Case 1: If the system is in an interrupt-disable state before entering the halt state:

• The system will be awakened and returns to the main program instruction following the HALT command.

• The RTC interrupt will be held until the system receives an enable interrupt command by which the RTC interrupt will be serviced.

Case 2: If the system is in an interrupt enable state:

• The RTC interrupt will awake the system and execute the RTC interrupt subroutine.

In the HALT mode, each bit of ports PM, PS, can be used as wake-up signal by mask option to wake-up the system. This signal is active in low-going transition.

Sound effects

The HTG12B0 includes sound effect circuitry which offers up to 16 sounds with 3 tones, boom and noise effects. Holtek supports a sound library including melodies, alarms, machine guns etc..

If the instruction "SOUND A" is executed, the specified sound begins. Each time "SOUND OFF" is executed, it terminates the singing sound immediately.

There are two singing modes, SONE mode and SLOOP mode activated by SOUND ONE and SOUND LOOP. In SONE mode the specified sound plays only once. In the SLOOP mode the specified sound keeps re-playing.

Since sounds 0~11 contain 32 notes and sounds 12~15 include 64 notes the latter possesses better sound than the former.

The frequency of the sound effect circuit can be selected by mask option.

Frequency of sound effect circuit $= \dfrac{\text{system clock}}{2^m}$

...where m=0,1,2,3,4,5.

Holtek's sound library supports only sound clock frequency of 128K or 64K. To use Holtek's sound library the proper system clock and mask option should be selected.

LCD display memory

As mentioned in the data memory section, the LCD display memory is embedded in the data memory. It can be read and written to in the same way as normal data memory.

The figure illustrates the mapping between the display memory and LCD pattern for the HTG12B0.

There is an ON/OFF switch for display controlled by bit 3 of LCDC (LCDC 3). The corresponding bit of the LCDC 3 represents "ON" or "OFF" of display of LCD display memory.

The LCD display module may have any form as long as the number of commons does not exceed 16 and the number of segments is not over 40.

LCD display memory (LCDC0=0)

DISPLAY MEMORY

LCD display memory (LCDC0=1)

LCD driver output

All of the LCD segments are random after an initial clear. The bias voltage circuits of the LCD display is built-in and no external resistor is required.

The output number of the HTG12B0 LCD driver is 40×16 which can directly drive an LCD with 1/16 duty cycle and 1/4 bias.

The frequency of the LCD driving clock source can be selected from RTC OSC or system clock by accessing bit 1 of LCDC.

There are many frequency division of the LCD clock which can be selected by mask option either from RTC OSC or system clock.

- RTC OSC

  Frequency of LCD clock $= \dfrac{16384}{2^n}$Hz

  ....where n=0~7

- System clock

  Frequency of LCD clock $= \dfrac{f_{SYS} \big/ 64}{2^n}$Hz

  ....where n=0~5

LCD driver output can be enabled or disabled by setting LCDC 3 without the influence of the related memory condition.

LCD driver output is enabled by setting LCDC3 as ″1″, and disabled by setting LCDC 3 as ″0″.

Register	Bit No.	Function
LCDC	0	Select LCD bank 0=Bank 0 (Com0~7) 1=Bank 1 (Com8~15)
	1	Select LCD clock source 0=RTC OSC (32768Hz) 1=System clock
	2	PM3 edge latch control bit 1=Enabled 0=Disabled
	3	Control LCD display 0=OFF 1=ON

LCDC Register

An example of an LCD driving waveform (1/16 duty and 1/4 bias) is shown below.

VLCD is fixed at 4.4V when V_{DD} is from 2.4V to 3.6V.

Oscillator

Only one external resistor is required for the HTG12B0 system clock.

The system clock is also used as the reference signal of the sound effect clock or internal frequency source of the TIMER.

Another crystal oscillator is needed for use as the reference signal of the LCD driving clock and RTC interrupt clock source.

A machine cycle consists of a sequence of 4 states numbered T1 to T4. Each state lasts for one oscillator period. The machine cycle is 4μs if the system frequency is up to 1MHz.

RC and RTC oscillator

Interfacing

The HTG12B0 microcontrollers communicate with the outside world through two input pins PS and PM and two output pins PA and PB.

Input ports – **PS, PM**

All of the ports can have internal pull high resistors determined by mask option. Every bit of the input ports PS and PM can be specified as a trigger source for waking up the HALT interrupt by mask option. A high to low transition on one of these pins will wake up the device from a HALT status.

Input ports PS, PM

PM3 has a falling edge latch function selected by mask option. Once the falling edge signal is latched, it will remain in its state until the clear instruction is executed by setting bit 2 of LCDC from high to low.

Input/output port – **PA, PB**

PA and PB can be used for input/output or output operation by selecting NMOS or CMOS mask option respectively, and each bit can be configured with or without pull-high resistor when the NMOS is selected. If the NMOS is selected, it should be noted that, before reading, data from pads should output "1" to the related bits to disable the NMOS device.

Input/output port PA, PB

Mask options

HTG12B0 provides the following mask option for different applications.

- Each bit of input ports PS, PM with pull-high resistor

- Each bit of input ports PS, PM function as HALT wake-up trigger.

- Each bit of input/output port PA, PB with CMOS or NMOS with pull-high or none.

- 8-bit programmable TIMER with internal or external frequency sources. There are 14 internal frequency sources which can be selected as a clocking signal.
  If using internal frequency sources as clocking signal TMCLK cannot connect with pull-high resistor.

- Six kinds of sound clock frequencies: $f_{SYS}/2^m$, m=0, 1, 2, 3, 4, 5

- There are eight kinds of RTC interrupt frequencies. RTC interrupt frequency=$256/2^n$ Hz, n=0~7.

- LCD clock source division:
  If RTC OSC is selected, the frequency of LCD clock=$16384/2^n$ Hz, n=0~7.
  If system clock is selected, the frequency of LCD clock= $\dfrac{f_{SYS}/64}{2^n}$ Hz, n=0~5.

- PM3 falling edge latch function.

Application Circuits

R*: Depends on the required system clock frequency. (R=620kΩ~51kΩ, at VDD=3V)
X'tal: Realtime clock frequency. (X'tal=32768Hz)

Instruction Set Summary

Mnemonic	Description	Byte	Cycle	CF
Arithmetic				
ADD A,[R1R0]	Add data memory to ACC	1	1	√
ADC A,[R1R0]	Add data memory with carry to ACC	1	1	√
SUB A,[R1R0]	Subtract data memory from ACC	1	1	√
SBC A,[R1R0]	Subtract data memory from ACC with borrow	1	1	√
ADD A,XH	Add immediate data to ACC	2	2	√
SUB A,XH	Subtract immediate data from ACC	2	2	√
DAA	Decimal adjust ACC for addition	1	1	√
Logic Operation				
AND A,[R1R0]	AND data memory to ACC	1	1	—
OR A,[R1R0]	OR data memory to ACC	1	1	—
XOR A,[R1R0]	Exclusive-OR data memory to ACC	1	1	—
AND [R1R0],A	AND ACC to data memory	1	1	—
OR [R1R0],A	OR ACC to data memory	1	1	—
XOR [R1R0],A	Exclusive-OR ACC to data memory	1	1	—
AND A,XH	AND immediate data to ACC	2	2	—
OR A,XH	OR immediate data to ACC	2	2	—
XOR A,XH	Exclusive-OR immediate data to ACC	2	2	—
Increment and Decrement				
INC A	Increment ACC	1	1	—
INC Rn	Increment register, n=0~4	1	1	—
INC [R1R0]	Increment data memory	1	1	—
INC [R3R2]	Increment data memory	1	1	—
DEC A	Decrement ACC	1	1	—
DEC Rn	Decrement register, n=0~4	1	1	—
DEC [R1R0]	Decrement data memory	1	1	—
DEC [R3R2]	Decrement data memory	1	1	—
Data Move				
MOV ROMB, A	MOV ACC to ROMB	1	1	—
MOV RAMB, A	MOV ACC to RAMB	1	1	—
MOV LCDC, A	MOV ACC to LCDC	1	1	—
MOV A,Rn	Move register to ACC, n=0~4	1	1	—
MOV Rn,A	Move ACC to register, n=0~4	1	1	—
MOV A,[R1R0]	Move data memory to ACC	1	1	—
MOV A,[R3R2]	Move data memory to ACC	1	1	—
MOV [R1R0],A	Move ACC to data memory	1	1	—
MOV [R3R2],A	Move ACC to data memory	1	1	—
MOV A,XH	Move immediate data to ACC	1	1	—
MOV R1R0,XXH	Move immediate data to R1 and R0	2	2	—
MOV R3R2,XXH	Move immediate data to R3 and R2	2	2	—
MOV R4,XH	Move immediate data to R4	2	2	—

Mnemonic	Description	Byte	Cycle	CF
Rotate				
RL A	Rotate ACC left	1	1	√
RLC A	Rotate ACC left through carry	1	1	√
RR A	Rotate ACC right	1	1	√
RRC A	Rotate ACC right through carry	1	1	√
Input & Output				
IN A,Pi	Input port-i to ACC ,port-i=PM, PS, PA, PB	1	1	—
OUT Pi,A	Output ACC to port-i, port-i=PA, PB	1	1	—
Branch				
JMP addr	Jump unconditionally	2	2	—
JC addr	Jump on carry=1	2	2	—
JNC addr	Jump on carry=0	2	2	—
JTMR addr	Jump on timer overflow	2	2	—
JAn addr	Jump on ACC bit n=1	2	2	—
JZ A,addr	Jump on ACC is zero	2	2	—
JNZ A,addr	Jump on ACC is not zero	2	2	—
JNZ Rn,addr	Jump on register Rn not zero, n=0,1,4	2	2	—
Subroutine				
CALL addr	Subroutine call	2	2	—
RET	Return from subroutine or interrupt	1	1	—
RETI	Return from interrupt service routine	1	1	√
Flag				
CLC	Clear carry flag	1	1	0
STC	Set carry flag	1	1	1
EI	Enable interrupt	1	1	—
DI	Disable interrupt	1	1	—
NOP	No operation	1	1	—
Timer				
TIMER XXH	Set 8 bits immediate data to TIMER	2	2	—
TIMER ON	Set TIMER start counting	1	1	—
TIMER OFF	Set TIMER stop counting	1	1	—
MOV A,TMRL	Move low nibble of TIMER to ACC	1	1	—
MOV A,TMRH	Move high nibble of TIMER to ACC	1	1	—
MOV TMRL,A	Move ACC to low nibble of TIMER	1	1	—
MOV TMRH,A	Move ACC to high nibble of TIMER	1	1	—
Table Read				
READ R4A	Read ROM code of current page to R4 and ACC	1	2	—
READ MR0A	Read ROM code of current page to M(R1,R0), ACC	1	2	—
READF R4A	Read ROM code of page F to R4 and ACC	1	2	—
READF MR0A	Read ROM code of page F to M(R1,R0), ACC	1	2	—

Mnemonic	Description	Byte	Cycle	CF
Sound Control				
SOUND A	Activate SOUND channel with ACC	1	1	—
SOUND ONE	Turn on SOUND one cycle	1	1	—
SOUND LOOP	Turn on SOUND repeat cycle	1	1	—
SOUND OFF	Turn off SOUND	1	1	—
Miscellaneous				
HALT	Enter power down mode	2	2	—

Instruction Definition

ADC A,[R1R0]	Add data memory contents and carry to accumulator
Machine Code	0 0 0 0 1 0 0 0
Description	The contents of the data memory addressed by the register pair ″R1,R0″ and the carry are added to the accumulator. Carry is affected.
Operation	ACC ← ACC+M(R1,R0)+C

ADD A,XH	Add immediate data to accumulator
Machine Code	0 1 0 0 0 0 0 0 0 0 0 0 d d d d
Description	The specified data is added to the accumulator. Carry is affected.
Operation	ACC ← ACC+XH

ADD A,[R1R0]	Add data memory contents to accumulator
Machine Code	0 0 0 0 1 0 0 1
Description	The contents of the data memory addressed by the register pair ″R1,R0″ is added to the accumulator. Carry is affected.
Operation	ACC ← ACC+M(R1,R0)

AND A,XH	Logical AND immediate data to accumulator
Machine Code	0 1 0 0 0 0 1 0 0 0 0 0 d d d d
Description	Data in the accumulator is logically AND with the immediate data specified by code.
Operation	ACC ← ACC ″AND″ XH

AND A,[R1R0]	Logical AND accumulator with data memory
Machine Code	0 0 0 1 1 0 1 0
Description	Data in the accumulator is logically AND with the data memory addressed by the register pair ″R1,R0″.
Operation	ACC ← ACC ″AND″ M(R1,R0)

AND [R1R0],A	Logical AND data memory with accumulator
Machine Code	0 0 0 1 1 1 0 1
Description	Data in the data memory addressed by the register pair ″R1,R0″ is logically AND with the accumulator
Operation	M(R1,R0) ← M(R1,R0) ″AND″ ACC

CALL address	Subroutine call
Machine Code	1 1 1 1 a a a a a a a a a a a a
Description	The program counter bits 0–11 are saved in the stack. The program counter is then loaded from the directly-specified address.
Operation	Stack ← PC+2 PC ← address

CLC	Clear carry flag
Machine Code	0 0 1 0 1 0 1 0
Description	The carry flag is reset to zero.
Operation	C ← 0

DAA	Decimal-Adjust accumulator
Machine Code	0 0 1 1 0 1 1 0
Description	The accumulator value is adjusted to the BCD (Binary Code Decimal) code, if the contents of the accumulator is greater, then 9 or C (Carry flag) is one.

Operation	If ACC>9 or CF=1 then
	ACC ← ACC+6, C ← 1
	else
	ACC ← ACC, C ← C

DEC A	Decrement accumulator
Machine Code	0 0 1 1 1 1 1 1
Description	Data in the accumulator is decremented by one. Carry flag is not affected.
Operation	ACC ← ACC–1

DEC Rn	Decrement register
Machine Code	0 0 0 1 n n n 1
Description	Data in the working register ″Rn″ is decremented by one. Carry flag is not affected.
Operation	Rn ← Rn–1; Rn=R0, R1, R2, R3, R4, for n=0,1,2,3,4

DEC [R1R0]	Decrement data memory
Machine Code	0 0 0 0 1 1 0 1
Description	Data in the data memory specified by the register pair ″R1,R0″ is decremented by one. Carry flag is not affected.
Operation	M(R1, R0) ← M(R1,R0)–1

DEC [R3R2]   Decrement data memory

Machine Code   0 0 0 0 1 1 1 1

Description   Data in the data memory specified by the register pair ″R3, R2″ is decremented by one. Carry flag is not affected.

Operation $M(R3,R2) \leftarrow M(R3,R2)-1$

DI   Disable interrupt

Machine Code   0 0 1 0 0 1 0 1   0 0 0 0 0 0 1 1

Description   Internal time-out interrupt and external interrupt are disabled.

EI   Enable interrupt

Machine Code   0 0 1 0 0 1 0 1   0 0 0 0 0 0 1 0

Description   Internal time-out interrupt and external interrupt are enabled.

HALT   Halt system clock

Machine Code   0 0 1 1 0 1 1 1   0 0 1 1 1 1 1 0

Description   Turn off system clock, and enter power down mode.

Operation $PC \leftarrow (PC)+1$

IN A,Pi   Input port to accumulator

Machine Code   0 0 1 0 1 1 0 0   PA   0 1 0 0 1 0 0 0   PB

                      0 0 1 1 0 0 1 0   PM   0 0 1 1 0 0 1 1   PS

Description   The data on port ″Pi″ is transferred to the accumulator.

Operation $ACC \leftarrow Pi$; Pi=PA, PB, PM or PS

INC A   Increment accumulator

Machine Code   0 0 1 1 0 0 0 1

Description   Data in the accumulator is incremented by one. Carry flag is not affected.

Operation $ACC \leftarrow ACC+1$

INC Rn   Increment register

Machine Code   0 0 0 1 n n n 0

Description   Data in the working register ″Rn″ is incremented by one. Carry flag is not affected.

Operation $Rn \leftarrow Rn+1$; Rn=R0,R1,R2,R3,R4 for n=0,1,2,3,4

INC [R1R0]	Increment data memory
Machine Code	0 0 0 0 1 1 0 0
Description	Data in the data memory specified by the register pair ″R1,R0″ is incremented by one. Carry flag is not affected.
Operation	M(R1,R0) ← M(R1,R0)+1

INC [R3R2]	Increment data memory
Machine Code	0 0 0 0 1 1 1 0
Description	Data memory specified by the register pair ″R3, R2″ is incremented by one. Carry flag is not affected.
Operation	M(R3,R2) ← M(R3,R2)+1

JAn address	Jump if accumulator Bit n is set
Machine Code	1 0 0 n n a a a a a a a a a a a
Description	Bits 0–10 of the program counter are replaced with the directly′specified address, bit 11 of the program counter and PA3 of memory bank remain, if accumulator bit n is set to one.
Operation	PC (bit 0–10) ← address, if ACC bit n=1 (n = 0, 1, 2, 3) PC ← PC+2, if ACC bit n=0

JC address	Jump if carry is set
Machine Code	1 1 0 0 0 a a a a a a a a a a a
Description	Bits 0–10 of the program counter are replaced with the directly′specified address, bit 11 of the program counter and PA3 of memory bank remain, if the C (Carry flag) is set to one.
Operation	PC (bit 0–10) ← address, if C=1 PC ← PC+2, if C=0

JMP address	Direct Jump
Machine Code	1 1 1 0 a a a a a a a a a a a a
Description	Bits 0–11 of the program counter are replaced with the directly′specified address.
Operation	PC ← address

JNC address	Jump if carry is not set
Machine Code	1 1 0 0 1 a a a a a a a a a a a
Description	Bits 0–10 of the program counter are replaced with the directly′specified address, bit 11 of the program counter and PA3 of memory bank remain, if the C (Carry flag) is set to zero.
Operation	PC (bit 0–10) ← address, if C=0 PC ← PC+2, if C=1

JNZ A,address   Jump if accumulator is not zero

Machine Code   1 0 1 1 1 a a a   a a a a a a a

Description   Bits 0–10 of the program counter are replaced with the directly′specified address, bit 11 of the program counter and PA3 of memory bank remain, if the accumulator is not zero.

Operation   PC (bit 0–10) ← address, if ACC≠0
PC ← PC+2, if ACC=0

JNZ Rn,address   Jump if register is not zero

Machine Code   1 0 1 0 0 a a a   a a a a a a a   R0

                              1 0 1 0 1 a a a   a a a a a a a   R1

                              1 1 0 1 1 a a a   a a a a a a a   R4

Description   Bits 0–10 of the program counter are replaced with the directly′specified address, bit 11 of the program counter and PA3 of memory bank remain, if the register is not zero.

Operation   PC (bit 0–10) ← address, if Rn≠0; Rn=R0, R1, R4
PC ← PC+2, if Rn=0

JTMR address   Jump if time-out

Machine Code   1 1 0 1 0 a a a   a a a a a a a

Description   Bits 0–10 of the program counter are replaced with the directly′specified address, bit 11 of the program counter and PA3 of the memory bank remain, if the TF (Timer flag) is set to one.

Operation   PC (bit 0–10) ← address, if TF=1
PC ← PC+2, if TF=0

JZ A,address   Jump if accumulator is zero

Machine Code   1 0 1 1 0 a a a   a a a a a a a

Description   Bits 0–10 of the program counter are replaced with the directly′specified address, bit 11 of the program counter and PA3 of the memory bank remain, if the accumulator is zero.

Operation   PC (bit 0–10) ← address, if ACC=0
PC ← PC+2, if ACC≠0

MOV A,Rn   Move register to accumulator

Machine Code   0 0 1 0 n n n 1

Description   Data in the working register ″Rn″ is moved to the accumulator.

Operation   ACC ← Rn; Rn=R0, R1, R2, R3, R4, for n=0,1,2,3,4

MOV A,TMRH	Move timer to accumulator
Machine Code	0 0 1 1 1 0 1 1
Description	The high nibble data of the Timer counter is loaded to the accumulator.
Operation	ACC ← TIMER (high nibble)

MOV A,TMRL	Move timer to accumulator
Machine Code	0 0 1 1 1 0 1 0
Description	The low nibble data of Timer counter is loaded to the accumulator.
Operation	ACC ← TIMER (low nibble)

MOV A,XH	Move immediate data to accumulator
Machine Code	0 1 1 1 d d d d
Description	The 4-bit data specified by code is loaded to the accumulator.
Operation	ACC ← XH

MOV A,[R1R0]	Move data memory to accumulator
Machine Code	0 0 0 0 0 1 0 0
Description	Data in the data memory specified by the register pair ″R1,R0″ is moved to the accumulator.
Operation	ACC ← M(R1,R0)

MOV A,[R3R2]	Move data memory to accumulator
Machine Code	0 0 0 0 0 1 1 0
Description	Data in the data memory specified by the register pair ″R3, R2″ is moved to the accumulator.
Operation	ACC ← M(R3,R2)

MOV LCDC, A	Move accumulator to LCDC register
Machine Code	0 0 1 1 0 0 0 0
Description	Data in the accumulator is moved to the LCDC register.
Operation	LCDC ← ACC

MOV R1R0,XXH	Move immediate data to R1 and R0
Machine Code	0 1 0 1 d d d d 0 0 0 0 d d d d
Description	The 8-bit data specified by code are loaded to the working registers R1 and R0, the high nibble of the data is loaded to R1, and the low nibble of the data is loaded to R0.
Operation	R1 ← XH (high nibble) R0 ← XH (low nibble)

MOV R3R2,XXH	Move immediate data to R3 and R2
Machine Code	0 1 1 0 d d d d 0 0 0 0 d d d d
Description	The 8-bit data specified by code are loaded to the working register R3 and R2, the high nibble of the data is loaded to the R3, and the low nibble of the data is loaded to the R2.
Operation	R3 ← XH (high nibble) R2 ← XH (low nibble)

MOV R4,XH	Move immediate data to R4
Machine Code	0 1 0 0 0 1 1 0 0 0 0 0 d d d d
Description	The 4-bit data specified by code are loaded to the working register R4.
Operation	R4 ← XH

MOV Rn,A	Move accumulator to register
Machine Code	0 0 1 0 n n n 0
Description	Data in the accumulator is moved to the working register "Rn".
Operation	Rn ← ACC; Rn=R0, R1, R2, R3, R4, for n=0, 1, 2, 3, 4

MOV RAMB, A	Move accumulator to RAMB register
Machine Code	0 0 1 1 0 1 0 0
Description	Data in the accumulator is moved to the RAMB register
Operation	RAMB ← ACC

MOV ROMB, A	Move accumulator to ROMB register
Machine Code	0 0 1 1 0 1 0 1
Description	Data in the accumulator is moved to the ROMB register
Operation	ROMB ← ACC

MOV TMRH,A	Move accumulator to timer
Machine Code	0 0 1 1 1 1 0 1
Description	The contents of accumulator is loaded to the high nibble of timer counter.
Operation	TIMER (high nibble) ← ACC

MOV TMRL,A	Move accumulator to timer
Machine Code	0 0 1 1 1 1 0 0
Description	The contents of accumulator is loaded to the low nibble of the timer counter.
Operation	TIMER (low nibble) ← ACC

MOV [R1R0],A   Move accumulator to data memory

Machine Code   0 0 0 0 0 1 0 1

Description   Data in the accumulator is moved to the data memory specified by the register pair ″R1,R0″.

Operation   M(R1,R0) ← ACC

OV [R3R2],A   Move accumulator to data memory

Machine Code   0 0 0 0 0 1 1 1

Description   Data in the accumulator is moved to the data memory specified by the register pair ″R3, R2″.

Operation   M(R3,R2) ← ACC

NOP   No operation

Machine Code   0 0 1 1 1 1 1 0

Description   Do nothing, but one instruction cycle is delayed.

OR A,XH   Logical OR immediate data to accumulator

Machine Code   0 1 0 0 0 1 0 0   0 0 0 0 d d d d

Description   Data in the accumulator is logically OR with the immediate data specified by code.

Operation   ACC ← ACC ″OR″ XH

OR A,[R1R0]   Logical OR accumulator with data memory

Machine Code   0 0 0 1 1 1 0 0

Description   Data in the accumulator is logically OR with the data memory addressed by the register pair ″R1,R0″.

Operation   ACC ← ACC ″OR″ M(R1,R0)

OR [R1R0],A   Logical OR data memory with accumulator

Machine Code   0 0 0 1 1 1 1 1

Description   Data in the data memory addressed by the register pair ″R1,R0″ is logically OR with the accumulator.

Operation   M(R1,R0) ← M(R1,R0) ″OR″ ACC

OUT Pi,A   Output accumulator data to port-i

Machine Code   0 0 1 0 1 1 0 1   PA   0 1 0 0 1 0 0 1   PB

Description   The data in the accumulator is transferred to the port-i and latched.

Operation   Pi ← ACC; Pi=PA or PB

READ MR0A	Read ROM code of current page to M(R1,R0) and ACC
Machine Code	0 1 0 0 1 1 0 1
Description	The 8-bit ROM code (current page) addressed by ACC and R4 are moved to the data memory M(R1,R0) and accumulator. The high nibble of the ROM code is loaded to M(R1,R0) and the low nibble of the ROM code is loaded to accumulator. The address of ROM code are specified as below: Current page → ROM code address bit 12~8 ACC → ROM code address bit 7~4 R4 → ROM code address bit 3~0
Operation	M(R1,R0) ← ROM code (high nibble) ACC ← ROM code (low nibble)

READ R4A	Read ROM code of current page to R4 and accumulator
Machine Code	0 1 0 0 1 1 0 0
Description	The 8-bit ROM code (current page) addressed by ACC and M(R1,R0) are moved to the working register R4 and accumulator. The high nibble of the ROM code is loaded to R4 and the low nibble of the ROM code is loaded to the accumulator. The address of the ROM code are specified below: Current page → ROM code address bit 12~8 ACC → ROM code address bit 7~4 M(P1,P0) → ROM code address bit 3~0
Operation	R4 ← ROM code (high nibble) ACC ← ROM code (low nibble)

READF MR0A	Read ROM Code of page F to M(R1,R0) and ACC
Machine Code	0 1 0 0 1 1 1 1
Description	The 8-bit ROM code (page F) addressed by ACC and R4 are moved to the data memory M(R1,R0) and the accumulator. The high nibble of the ROM code is loaded to M(R1,R0) and the low nibble of the ROM code is loaded to accumulator. page F → ROM code address bit 12~8 are ″PA3 1111″ ACC → ROM code address bit 7~4 R4 → ROM code address bit 3~0
Operation	M(R1,R0) ← high nibble of ROM code (page F) ACC ← low nibble of ROM code (page F)

READF R4A	Read ROM code of page F to R4 and accumulator
Machine Code	0 1 0 0 1 1 1 0
Description	The 8-bit ROM code (page F) addressed by ACC and M(R1,R0) are moved to the working register R4 and accumulator. The high nibble of the ROM code is loaded to R4 and the low nibble of the ROM code is loaded to accumulator. page F → ROM code address bit 12~8 are ″PA3 1111″ ACC → ROM code address bit 7~4 M(R1,R0) → ROM code address bit 3~0
Operation	R4 ← high nibble of ROM code (page F) ACC ← low nibble of ROM code (page F)

RET	Return from subroutine or interrupt
Machine Code	0 0 1 0 1 1 1 0
Description	The program counter bits 0~11 are restored from the stack.
Operation	PC ← Stack

RETI	Return from interrupt subroutine
Machine Code	0 0 1 0 1 1 1 1
Description	The program counter bits 0~11 are restored from the stack. The carry flag before entering interrupt service routine is restored.
Operation	PC ← Stack C ← C (before interrupt service routine)

RL A	Rotate accumulator left
Machine Code	0 0 0 0 0 0 0 1
Description	The contents of the accumulator are rotated one bit left. Bit 3 is rotated to bit 0 and carry flag.
Operation	An+1 ← An; An: accumulator bit n (n=0,1,2) A0 ← A3 C ← A3

RLC A	Rotate accumulator left through carry
Machine Code	0 0 0 0 0 0 1 1
Description	The contents of the accumulator are rotated one bit left. Bit 3 replaces the carry bit; the carry bit is rotated into the bit 0 position.
Operation	An+1 ← An; An: Accumulator bit n (n=0,1,2) A0 ← C C ← A3

RR A	Rotate accumulator right
Machine Code	0 0 0 0 0 0 0 0
Description	The contents of the accumulator are rotated one bit right. Bit 0 is rotated to bit 3 and carry flag.
Operation	$A_n \leftarrow A_{n+1}$; A_n: Accumulator bit n (n=0,1,2) $A_3 \leftarrow A_0$ $C \leftarrow A_0$

RRC A	Rotate accumulator right through carry
Machine Code	0 0 0 0 0 0 1 0
Description	The contents of the accumulator are rotated one bit right. Bit 0 replaces the carry bit; the carry bit is rotated into the bit 3 position.
Operation	$A_n \leftarrow A_{n+1}$; A_n: Accumulator bit n (n=0,1,2) $A_3 \leftarrow C$ $C \leftarrow A_0$

SBC A,[R1R0]	Subtract data memory contents and carry from ACC
Machine Code	0 0 0 0 1 0 1 0
Description	The contents of the data memory addressed by the register pair ″R1,R0″ and the carry are subtracted from the accumulator. Carry is affected.
Operation	$ACC \leftarrow ACC + \overline{M(\overline{R1},\overline{R0})} + CF$

SOUND A	Active SOUND channel with accumulator
Machine Code	0 1 0 0 1 0 1 1
Description	The activated sound begins playing in accordance with the contents of accumulator when the specified sound channel is matched.

SOUND LOOP	Turn on sound repeat mode
Machine Code	0 1 0 0 1 0 0 1 0 0 0 0 0 0 0 1
Description	The activated sound plays repeatedly.

SOUND OFF	Turn off sound
Machine Code	0 1 0 0 1 0 1 0
Description	The singing sound will terminate immediately.

SOUND ONE	Turn on sound one mode
Machine Code	0 1 0 0 0 1 0 1 0 0 0 0 0 0 0 0
Description	The activated sound plays only one time.

STC   Set carry flag

Machine Code   0 0 1 0 1 0 1 1

Description   The carry flag is set to one.

Operation $C \leftarrow 1$

SUB A,XH   Subtract immediate data from accumulator

Machine Code   0 1 0 0 0 0 0 1   0 0 0 0 d d d d

Description   The specified data is subtracted from the accumulator. Carry is affected.

Operation $ACC \leftarrow ACC + \overline{XH} + 1$

SUB A,[R1R0]   Subtract data memory contents from accumulator

Machine Code   0 0 0 0 1 0 1 1

Description   The contents of the data memory addressed by the register pair ″R1,R0″ is subtracted from the accumulator. Carry is affected.

Operation $ACC \leftarrow ACC + \overline{M(R1,R0)} + 1$

TIMER OFF   Set timer stop counting

Machine Code   0 0 1 1 1 0 0 1

Description   The Timer stop counting, when the ″TIMER OFF″ instruction is executed.

TIMER ON   Set timer start counting

Machine Code   0 0 1 1 1 0 0 0

Description   The Timer starts counting, when the ″TIMER ON″ instruction is executed.

TIMER XXH   Set immediate data to timer counter

Machine Code   0 1 0 0 0 1 1 1   d d d d d d d d

Description   The 8 bit data specified by code is loaded to the Timer counter.

Operation $TIMER \leftarrow XXH$

XOR A,XH   Logical XOR immediate data to accumulator

Machine Code   0 1 0 0 0 0 1 1   0 0 0 0 d d d d

Description   Data in the accumulator is Exclusive–OR with the immediate data specified by code.

Operation $ACC \leftarrow ACC$ ″XOR″ XH

XOR A,[R1R0]	Logical XOR accumulator with data memory
Machine Code	0 0 0 1 1 0 1 1
Description	Data in the accumulator is Exclusive–OR with the data memory addressed by the register pair ″R1,R0″.
Operation	ACC ← ACC ″XOR″ M(R1,R0)

XOR [R1R0],A	Logical XOR data memory with accumulator
Machine Code	0 0 0 1 1 1 1 0
Description	Data in the data memory addressed by the register pair ″R1,R0″ is logically Exclusive–OR with the accumulator.
Operation	M(R1,R0) ← M(R1,R0) ″XOR″ ACC