



Integrated Device Technology, Inc.

32K x 32 MCache SYNCHRONOUS PIPELINED CACHE RAM

IDT71F432

FEATURES:

- Uses IDT's Fusion Memory technology
- 66 and 75 MHz speed grades
- 3-1-1-1 Pipelined Burst Read
- 3-1-1-1 Pipelined Burst Write
- 3-1-1-1-1-1-1-1... extended pipelined operation
- Refresh overhead consumes less than 0.5% of cycles
- Pinout is superset of industry standard PBSRAM
- Interchangeable with PBSRAM in new designs
- Compatible with MoSys MCache™ devices
- Low operating and standby power consumption
1/3 the power of standard PBSRAM
- Packaged in a JEDEC Standard 100-pin rectangular plastic thin quad flatpack (TQFP)

DESCRIPTION:

The IDT71F432 MCache is a high-performance, low-power replacement for standard 32K x 32 pipelined burst SRAM (PBSRAM) in cache applications. The 71F432 is built using IDT's Fusion Memory technology, which combines the performance of SRAM with the cost structure of DRAM. It is

fundamentally compatible with standard PBSRAM, with additional features to accommodate the internal DRAM operation of the memory. These additional features are defined so that 71F432 compatible system controllers and properly implemented PC boards can work transparently with either the 71F432 or PBSRAM in cache memory applications.

Six pins, identified as No Connect (NC) on the standard PBSRAM specifications, are used to support 71F432 operation. These pins are 5V supply (2), host bus W/R#, RESET# and two proprietary functions labeled F0 and F1. When using standard PBSRAM, these pins have no effect and the associated functions in the 71F432-compatible chipset are not activated.

The 71F432 supports PBSRAM operating modes, including burst read (3-1-1-1), burst write (3-1-1-1) and pipelined burst read or write (3-1-1-1-1-1-1...). As with all DRAM devices, refresh is required. The memory is not accessible during the refresh interval. Refresh occupies 0.5% of the clock cycles, resulting in a system performance reduction of less than 0.1%.

ABOUT IDT'S Fusion Memory TECHNOLOGY:

What is Fusion Memory?

- Fusion Memory is a new kind of memory technology that combines the high performance and ease-of-use of SRAM with the manufacturing costs of DRAM.

Why are Fusion Memory chips so much smaller than SRAM?

- Traditional SRAM uses four or six transistors to make each memory cell. Fusion Memory uses only one transistor for each memory cell, so the memory array itself is only about 1/4 the size of an SRAM.

Is Fusion Memory the same as Dynamic Memory?

- Not exactly. While both Fusion Memory and DRAMs use single-transistor dynamic cells for storage, Fusion Memories use much different designs for all the surrounding circuitry, such as address drivers, sense amps, and control circuitry. This gives Fusion Memory a performance level that is much higher than DRAM.

If Fusion Memory uses dynamic storage, are there refresh cycles?

- Yes, but the refresh control is handled automatically and nearly invisibly, using either on-chip circuitry or circuitry in the chip set used with the memory device. The performance penalty is typically less than 0.1%.

How does the performance of Fusion Memory cache RAMs compare with synchronous burst SRAMs?


- The Fusion Memory devices equal the performance of the SRAMs they are designed to replace.

Are Fusion Memory and PBSRAMs interchangeable?

- A system designed to use the Fusion Memory cache RAMs can use standard PBSRAMs instead.

What is the difference between MoSys MCache™ and IDT's Fusion Memory?


- MCache is MoSys' trademark for their cache memory devices. Fusion Memory is IDT's trademark for the underlying technology. IDT will use the technology in other products besides cache RAMs. The IDT71F432 and MoSys' MCache devices are interchangeable.



Fusion Memory™ Provides SRAM Performance at DRAM Cost

The IDT logo is a registered trademark and Fusion Memory and CacheRAM are trademarks of Integrated Device Technology
Pentium is a trademark of Intel Corp.
MCache is a trademark of MoSys, Inc.

256KB CACHE BLOCK DIAGRAM



PIN DESCRIPTION SUMMARY

| SYMBOL | DESCRIPTION | TYPE | PIN NUMBER |
|------------------------|-----------------------------------|---------|--|
| A14 – A0 | Address Inputs | Input | 48, 47, 46, 45, 44, 81, 82, 99, 100, 32, 33, 34, 35, 36, 37 |
| CE# | Chip Enable | Input | 98 |
| CS0, CS1# | Chip Selects | Input | 97, 92 |
| OE# | Output Enable | Input | 86 |
| GW# | Global Write Enable | Input | 88 |
| BWE# | Byte Write Enable | Input | 87 |
| BW1#, BW2#, BW3#, BW4# | Individual Byte Write Selects | Input | 93, 94, 95, 96 |
| CLK | Clock | Input | 89 |
| ADV# | Burst Address Advance | Input | 83 |
| ADSC# | Address Status (Cache Controller) | Input | 85 |
| ADSP# | Address Status (Processor) | Input | 84 |
| I/O31-I/O0 | Data Input/Output | I/O | 29, 28, 25, 24, 23, 22, 19, 18, 13, 12, 9, 8, 7, 6, 3, 2, 79, 78, 75, 74, 73, 72, 69, 68, 63, 62, 59, 58, 57, 56, 53, 52 |
| NC | Reserved for LBO# (burst order) | NC | 31 |
| NC | Reserved for ZZ (sleep) | NC | 64 |
| RESET# | Host Bus Reset Signal | Input | 38 |
| W/R# | Host Bus W/R# | Input | 39 |
| F0 | Function 0 | Special | 43 |
| F1 | Function 1 | Special | 42 |
| VDD5 | 5V Power | Pwr | 16, 66 |
| VDD | 3.3V Power | Pwr | 4, 11, 15, 20, 27, 41, 54, 61, 65, 70, 77, 91 |
| VSS | Ground | Gnd | 5, 10, 17, 21, 26, 40, 55, 60, 67, 71, 76, 77 |

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

| Symbol | Rating | Com'l. | Unit |
|--------|--------------------------------------|-----------------|------|
| VDD5 | VDD5 Voltage with Respect to VSS | 0 to 5.5 | V |
| VDD | VDD Voltage with Respect to VSS | 0 to 3.6 | V |
| VTERM | Terminal Voltage with Respect to VSS | -0.5 to VDD+0.5 | V |
| TA | Operating Temperature | 0 to +70 | °C |
| TBIAS | Temperature Under Bias | -55 to +125 | °C |
| TSTG | Storage Temperature | -55 to +125 | °C |
| PT | Power Dissipation | 1.0 | W |
| IOUT | DC Output Current | 20 | mA |

NOTE:

3555 tbl 02

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
|--------|--------------------|---------------------|------|--------------------------|------|
| VDD5 | Supply Voltage | 4.75 ⁽¹⁾ | 5.0 | 5.25 | V |
| VDD | Supply Voltage | 3.135 | 3.3 | 3.6 ⁽¹⁾ | V |
| VSS | Supply Voltage | 0 | 0 | 0 | V |
| VIH | Input High Voltage | 2.0 | — | VDD+0.3 ^(2,3) | V |
| VIL | Input Low Voltage | -0.3 ⁽⁴⁾ | — | 0.8 | V |

NOTES:

3555 tbl 03

- Power sequencing. VDD5 must be \geq VDD at all times, including during power up.
- VIH (max.) must be observed at all times, including during power up.
- VIH (max.) = VDD + 1.0V for pulse width less than tcyc/2, once per cycle.
- VIL (min.) = -1.0V for pulse width less than tcyc/2, once per cycle.

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING**TEMPERATURE AND SUPPLY VOLTAGE RANGE (VDD = 3.3V +10/-5%, VDD5 = 5V \pm 5%)**

| Symbol | Parameter | Test Condition | Min. | Max. | Unit |
|--------|------------------------|---|------|------|---------|
| II | Input Leakage Current | VDD = Max., VIN = 0V to VDD | — | 5 | μ A |
| ILO | Output Leakage Current | Outputs disabled, VOUT = 0V to VDD, VDD = Max. | — | 5 | μ A |
| VOL | Output Low Voltage | IOL = 5mA, VDD = Min. | — | 0.4 | V |
| VOH | Output High Voltage | IOH = -5mA, VDD = Min. | 2.4 | — | V |

3555 tbl 04

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING**TEMPERATURE AND SUPPLY VOLTAGE RANGE^(1, 2) (VDD = 3.3V +10/-5%, VDD5 = 5V \pm 5%)**

| Symbol | Parameter | Test Condition | Power | 71F432S75 | | 71F432S66 71F432L66 | | Unit |
|--------|------------------------------|---|-------|-----------|-------------|------------------------|-------------|------|
| | | | | 5V Supply | 3.3V Supply | 5V Supply | 3.3V Supply | |
| IDD | Operating Supply Current | Device Selected, VIN \geq VHD or \leq VLD, Outputs Open, VDD = Max., VDD5 = Max., f = fMAX ⁽³⁾ | S | 55 | 18 | 45 | 15 | mA |
| | | | L | | | 35 | 10 | |
| ISB | Idle Supply Current | Device Selected, ADSP#, ADSC#, GW#, BW#s, ADV# \geq VHD, All Other Inputs \geq VHD, Outputs Open, VDD, VDD5 = Max., f = fMAX ⁽³⁾ | S | 30 | 2 | 25 | 1 | mA |
| | | | L | | | 15 | 0.5 | |
| ISB1 | Clock Stopped Supply Current | VIN \geq VHD, Outputs Open, VDD = Max., VDD5 = Max., f = 0 ⁽³⁾ | S | 5 | 0.1 | 5 | 0.1 | mA |
| | | | L | | | 2 | 0.1 | |

NOTES:

3555 tbl 05

- All values are maximum guaranteed values.
- VHD = VDD - 0.2V, VLD = 0.2V
- At f=fMAX, address inputs are cycling at maximum frequency of read cycles; f=0 means address input lines are changing.

AC ELECTRICAL CHARACTERISTICS

(VDD = 3.3V +10/-5%, TA = 0 to 70°C)


| Symbol | Parameter | IDT71F432S75 | | IDT71F432S66 IDT71F432L66 | | Unit |
|------------------------------|-----------------------------------|--------------|------|------------------------------|------|------|
| | | Min. | Max. | Min. | Max. | |
| Clock Parameters | | | | | | |
| tF | Clock Frequency | — | 75 | — | 66.7 | ns |
| tCYC | Clock Cycle Time | 13.3 | — | 15 | — | ns |
| tCH ⁽¹⁾ | Clock High Pulse Width | 5 | — | 6 | — | ns |
| tCL ⁽¹⁾ | Clock Low Pulse Width | 5 | — | 6 | — | ns |
| Output Parameters | | | | | | |
| tCD | Clock High to Valid Data | — | 6 | — | 7 | ns |
| tCDC | Clock High to Data Change | 2 | — | 2 | — | ns |
| tCLZ ⁽²⁾ | Clock High to Output Active | 0 | — | 0 | — | ns |
| tCHZ ⁽²⁾ | Clock High to Data High-Z | 2 | 15 | 2 | 15 | ns |
| tOE | Output Enable Access Time | — | 6 | — | 7 | ns |
| tOLZ ⁽²⁾ | Output Enable Low to Data Active | 0 | — | 0 | — | ns |
| tOHZ ⁽²⁾ | Output Enable High to Data High-Z | — | 6 | — | 7 | ns |
| Set Up and Hold Times | | | | | | |
| tSxx | Input Setup Time | 2.0 | — | 2.5 | — | ns |
| tHxx | Input Hold Time | 1.5 | — | 1.5 | — | ns |

NOTES:


1. Measured as HIGH above 2.0V and LOW below 0.8V.
2. Transition is measured ±200mV from steady-state.

3555 tbl 06

TIMING WAVEFORMS



PIN CONFIGURATION



ORDERING INFORMATION

