



IN74LV86**Quad 2-Input Exclusive OR Gate**

The 74LV86 is a low-voltage Si-gate CMOS device and is pin and function compatible with the 74HC/HCT86.

The 74LV86 provides the 2-input EXCLUSIVE-OR function.

- Output voltage levels are compatible with input levels of CMOS, NMOS and TTL ICs
- Supply voltage range: 1.2 to 5.5 V
- Low input current: 1.0 μ A; 0.1 μ A at $T = 25^\circ\text{C}$
- Output current: 6 mA at $V_{cc} = 3.0\text{ V}$; 12 mA at $V_{cc} = 4.5\text{V}$
- High Noise Immunity Characteristic of CMOS Devices

**LOGIC DIAGRAM****PIN ASSIGNMENT**

A1	1 ●	14	V _{CC}
B1	2	13	B4
Y1	3	12	A4
A2	4	11	Y4
B2	5	10	B3
Y2	6	9	A3
GND	7	8	Y3

FUNCTION TABLE

Inputs		Outputs
An	Bn	Yn
L	H	H
L	L	L
H	L	H
H	H	L

H= high level

L= low level

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
V _{CC}	DC supply voltage	-0.5 to +5.0	V
I _{IK} * ¹	Input diode current	±20	mA
I _{OK} * ²	Output diode current	±50	mA
I _O * ³	Output source or sink current	±25	mA
I _{CC}	V _{CC} current	±50	mA
I _{GND}	GND current	±50	mA
P _D	Power dissipation per package: * ⁴ Plastic DIP SO	750 500	mW
T _{tsg}	Storage Temperature	-65 to +150	°C
T _L	Lead Temperature, 1.5 mm (Plastic DIP Package), 0.3 mm (SO Package) from Case for 4 Seconds	260	°C

*Maximum Ratings are those values beyond which damage to the device may occur.

Functional operation should be restricted to the Recommended Operating Conditions.

*¹ V_I < -0.5 V or V_I > V_{CC} + 0.5 V.

*² V_O < -0.5 V or V_O > V_{CC} + 0.5 V.

*³ -0.5 V < V_O < V_{CC} + 0.5 V.

*⁴ Derating - Plastic DIP: - 12 mW/°C from 70° to 125°C

SO Package: : - 8 mW/°C from 70° to 125°C

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit	
V _{CC}	DC Supply Voltage	1.2	5.5	V	
V _I	DC Input Voltage	0	V _{CC}	V	
V _O	DC Output Voltage	0	V _{CC}	V	
T _A	Operating Temperature, All Package Types	-40	+125	°C	
t _r , t _f	Input Rise and Fall Time (Figure 1)	1.0 B ≤ V _{CC} < 2.0 B 2.0 B ≤ V _{CC} < 2.7 B 2.7 B ≤ V _{CC} < 3.6 B 3.6 B ≤ V _{CC} ≤ 5.5 B	0 0 0 0	500 200 100 50	ns/V

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{IN} and V_{OUT} should be constrained to the range GND≤(V_{IN} or V_{OUT})≤V_{CC}.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

Symbol	Parameter	Test conditions	V _{CC} V	Guaranteed Limit						Unit	
				-40°C to 25°C		85°C		125°C			
				min	max	min	max	min	max		
V _{IH}	HIGH level input voltage		1.2	0.9	-	0.9	-	0.9	-	V	
			2.0	1.4	-	1.4	-	1.4	-		
			2.7	2.0	-	2.0	-	2.0	-		
			3.0	2.0	-	2.0	-	2.0	-		
			3.6	2.0	-	2.0	-	2.0	-		
			4.5	3.15	-	3.15	-	3.15	-		
			5.5	3.85	-	3.85	-	3.85	-		
V _{IL}	LOW level input voltage		1.2	-	0.3	-	0.3	-	0.3	V	
			2.0	-	0.6	-	0.6	-	0.6		
			2.7	-	0.8	-	0.8	-	0.8		
			3.0	-	0.8	-	0.8	-	0.8		
			3.6	-	0.8	-	0.8	-	0.8		
			4.5	-	1.35	-	1.35	-	1.35		
			5.5	-	1.65	-	1.65	-	1.65		
V _{OH}	HIGH level output voltage	V _I = V _{IH} or V _{IL} I _O = -100 μA	1.2	1.05	-	1.0	-	1.0	-	V	
			2.0	1.85	-	1.8	-	1.8	-		
			2.7	2.55	-	2.5	-	2.5	-		
			3.0	2.85	-	2.8	-	2.8	-		
			3.6	3.45	-	3.4	-	3.4	-		
			4.5	4.35	-	4.3	-	4.3	-		
		V _I = V _{IH} or V _{IL} I _O = -6 mA	5.5	5.35	-	5.3	-	5.3	-		
			3.0	2.48	-	2.34	-	2.20	-		
			4.5	3.70	-	3.60	-	3.50	-		
V _{OL}	LOW level output voltage	V _I = V _{IH} or V _{IL} I _O = 100 μA	1.2	-	0.15	-	0.2	-	0.2	V	
			2.0	-	0.15	-	0.2	-	0.2		
			2.7	-	0.15	-	0.2	-	0.2		
			3.0	-	0.15	-	0.2	-	0.2		
			3.6	-	0.15	-	0.2	-	0.2		
			4.5	-	0.15	-	0.2	-	0.2		
		V _I = V _{IH} or V _{IL} I _O = 6 mA	5.5	-	0.15	-	0.2	-	0.2		
			3.0	-	0.33	-	0.40	-	0.50		
			4.5	-	0.40	-	0.55	-	0.65		
I _I	Input current	V _I = V _{CC} or 0 V	5.5	-	±0.1	-	±1.0	-	±1.0	μA	
I _{CC}	Supply current	V _I = V _{CC} or 0 V I _O = 0 μA	5.5	-	4.0	-	20	-	40	μA	
I _{CC1}	Additional quiescent supply current per input	V _I = V _{CC} – 0.6 V	2.7	-	0.2	-	0.5	-	0.85	mA	
			3.6	-	0.2	-	0.5	-	0.85		

AC ELECTRICAL CHARACTERISTICS ($C_L=50\text{ pF}$, $R_L = 1\text{ k}\Omega$, $t_r=t_f=2.5\text{ ns}$)

Symbol	Parameter	Test conditions	V_{CC} V	Guaranteed Limit						Unit	
				-40°C to 25°C		85°C		125°C			
				min	max	min	max	min	max		
t_{PHL}, t_{PLH}	Propagation delay , An,Bn, to Yn Figure 1, 2	$V_I = 0\text{ V or }V_{CC}$ $T_A = 25^\circ\text{C}$	1.2 2.0 2.7 3.0 4.5	- - - - -	140 24 19 15 13	- - - - -	150 32 24 19 16	- - - - -	180 41 30 24 20	ns	
C_I	Input capacitance	$T_A = 25^\circ\text{C}$	5.0	-	7.0	-	-	-	-	pF	
C_{PD}	Power dissipation capacitance (per gate)	$V_I = 0\text{ V or }V_{CC}$ $T_A = 25^\circ\text{C}$	5.5	-	60	-	-	-	-	pF	





Figure 1. Switching Waveforms



Note:

- (1) $V_M = 1.5\text{ V}$ at $V_{CC} = 2.7\text{ V}$
 $V_M = 0.5 \cdot V_{CC}$ at $V_{CC} = 1.2\text{ V}, 2.0\text{ V}, 3.0\text{ V}, 4.5\text{ V}$
- (2) $V_I = V_{CC}$ at $V_{CC} = 1.2\text{ V}, 2.0\text{ V}, 2.7\text{ V}, 4.5\text{ V}$
 $V_I = 2.7\text{ V}$ at $V_{CC} = 3.0\text{ V}$




* Includes all probe and jig capacitance

Figure 4. Test Circuit



**N SUFFIX PLASTIC DIP
(MS - 001AA)**
**NOTES:**

1. Dimensions "A", "B" do not include mold flash or protrusions.

Maximum mold flash or protrusions 0.25 mm (0.010) per side.




Symbol	Dimension, mm	
	MIN	MAX
A	18.67	19.69
B	6.1	7.11
C		5.33
D	0.36	0.56
F	1.14	1.78
G		2.54
H		7.62
J	0°	10°
K	2.92	3.81
L	7.62	8.26
M	0.2	0.36
N	0.38	

**D SUFFIX SOIC
(MS - 012AB)**
**NOTES:**

1. Dimensions A and B do not include mold flash or protrusion.

2. Maximum mold flash or protrusion 0.15 mm (0.006) per side
for A; for B - 0.25 mm (0.010) per side.



Symbol	Dimension, mm	
	MIN	MAX
A	8.55	8.75
B	3.8	4
C	1.35	1.75
D	0.33	0.51
F	0.4	1.27
G		1.27
H		5.27
J	0°	8°
K	0.1	0.25
M	0.19	0.25
P	5.8	6.2
R	0.25	0.5