Document Title

1M x16 bit Super Low Power and Low Voltage Full CMOS Static RAM

Revision History

Revision No.	<u>History</u>	Draft Date	<u>Remark</u>
0.0	Initial draft	November 14, 2003	Preliminary

The attached datasheets are provided by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications and products. SAMSUNG Electronics will answer to your questions about device. If you have any questions, please contact the SAMSUNG branch offices.



1M x 16 bit Super Low Power and Low Voltage Full CMOS Static RAM

FEATURES

Process Technology: Full CMOS

• Organization: 1M x16

Power Supply Voltage: 2.7~3.6VLow Data Retention Voltage: 1.5V(Min)

• Three State Outputs

• Package Type: 48-FBGA - 6.00x7.00

GENERAL DESCRIPTION

The K6F1616T6C families are fabricated by SAMSUNG's advanced full CMOS process technology. The families support industrial operating temperature ranges. The families also support low data retention voltage for battery back-up operation with low data retention current.

PRODUCT FAMILY

				Power Dissipation			
Product Family	Operating Temperature	Vcc Range	Speed	Standby (IsB1, Typ.)	Operating (Icc1, Max)	PKG Type	
K6F1616T6C-F	Industrial(-40~85°C)	2.7~3.6V	55 ¹⁾ /70ns	5μA ²⁾	5mA	48-FBGA - 6.00x7.00	

^{1.} The parameter is measured with 30pF test load.


PIN DESCRIPTION

5 6 LB OE Α1 A2 A0 CS2 UB A4 CS₁ I/O1 В 1/09 АЗ С I/O10 I/O11 Α5 A6 I/O2 I/O3 D 1/012 Vss A17 Α7 1/04 Vcc . I/O13 Е Vcc Vss A16 I/O5 Vss F I/O15 I/O14 A14 A15 1/06 1/07 G l/O16 A19 A12 A13 WE I/O8 A10 NC Н A18 Α8 Α9 A11

48-FBGA: Top View (Ball Down)

Name	Function	Name	Function
CS1, CS2	Chip Select Inputs	Vcc	Power
ŌE	Output Enable Input	Vss	Ground
WE	Write Enable Input	UB	Upper Byte(I/O9~16)
A0~A19	Address Inputs	LB	Lower Byte(I/O1~8)
I/O1~I/O16	Data Inputs/Outputs	NC	No Connection

FUNCTIONAL BLOCK DIAGRAM



SAMSUNG ELECTRONICS CO., LTD. reserves the right to change products and specifications without notice.



^{2.} Typical value is measured at Vcc=3.3V, TA=25°C and not 100% tested.

PRODUCT LIST

Industrial Temperature Products(-40~85°C)						
Part Name	Function					
K6F1616T6C-FF55	48-FBGA, 55ns, 3.0V/3.3V					
K6F1616T6C-FF70	48-FBGA, 70ns, 3.0V/3.3V					

FUNCTIONAL DESCRIPTION

CS ₁	CS ₂	OE	WE	LB	UB	I/O1~8	I/O _{9~16}	Mode	Power
Н	X ¹⁾	High-Z	High-Z	Deselected	Standby				
X ¹⁾	L	X ¹⁾	X ¹⁾	X ¹⁾	X ¹⁾	High-Z	High-Z	Deselected	Standby
X ¹⁾	X ¹⁾	X ¹⁾	X ¹⁾	Н	Н	High-Z	High-Z	Deselected	Standby
L	Н	Н	Н	L	X ¹⁾	High-Z	High-Z	Output Disabled	Active
L	Н	Н	Н	X ¹⁾	L	High-Z	High-Z	Output Disabled	Active
L	Н	L	Н	L	Н	Dout	High-Z	Lower Byte Read	Active
L	Η	L	Н	Н	L	High-Z	Dout	Upper Byte Read	Active
L	Н	L	Н	L	L	Dout	Dout	Word Read	Active
L	Н	X ¹⁾	L	L	Н	Din	High-Z	Lower Byte Write	Active
L	I	X ¹⁾	L	Н	L	High-Z	Din	Upper Byte Write	Active
L	Ι	X ¹⁾	L	L	L	Din	Din	Word Write	Active

^{1.} X means don't care. (Must be low or high state)

ABSOLUTE MAXIMUM RATINGS(1)

Item	Symbol	Ratings	Unit
Voltage on any pin relative to Vss	Vin,Vout	-0.2 to Vcc+0.3V(Max. 4.2V)	V
Voltage on Vcc supply relative to Vss	to Vss Vcc -0.2 to 4.2		V
Power Dissipation	Pb	1.0	W
Storage temperature	Тѕтс	-65 to 150	°C
Operating Temperature	TA	-40 to 85	°C

^{1.} Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation should be restricted to recommended operating condition. Exposure to absolute maximum rating conditions for extended periods may affect reliability.



RECOMMENDED DC OPERATING CONDITIONS(1)

Item	Symbol	Min	Тур	Max	Unit
Supply voltage	Vcc	2.7	3.0/3.3	3.6	V
Ground	Vss	0	0	0	V
Input high voltage	VIH	2.2	-	Vcc+0.2 ²⁾	V
Input low voltage	VIL	-0.23)	-	0.6	V

Note:

- 1. Ta=-40 to 85°C, otherwise specified
- 2. Overshoot: Vcc+2.0V in case of pulse width ≤20ns.
- 3. Undershoot: -2.0V in case of pulse width ≤20ns.
- 4. Overshoot and Undershoot are sampled, not 100% tested.

CAPACITANCE1) (f=1MHz, TA=25°C)

Item	Symbol	Test Condition	Min	Max	Unit
Input capacitance	CIN	VIN=0V	-	8	pF
Input/Output capacitance	Сю	Vio=0V	-	10	pF

^{1.} Capacitance is sampled, not 100% tested

DC AND OPERATING CHARACTERISTICS

Item	Symbol	Test Conditions			Typ¹)	Max	Unit
Input leakage current	lu	VIN=Vss to Vcc		-1	-	1	μΑ
Output leakage current	llo	CS1=VIH or CS2=VIL or OE=VIH or WE=VIL or LB=UE	-1	1	1	μА	
A	ICC1	Cycle time=1μs, 100%duty, lio=0mA, CS1≤0.2V, LB≤0.2V or/and UB≤0.2V, CS2≥Vcc-0.2V, VIN≤0.2V or VIN≥Vcc-0.2V		-	-	5	mA
Average operating current	loca	Cycle time=Min, IIo=0mA, 100% duty, CS1=VIL, CS2=VIH, LB=VIL or/and UB=VIL, VIN=VIL or VIH 55ns		-	-	25	mA
	1002			-	-	30	ША
Output low voltage	Vol	IOL = 2.1mA		-	-	0.4	V
Output high voltage	Voн	IOH = -1.0mA		2.4	-	-	V
Standby Current (CMOS)	ISB1	Oth <u>er input</u> =0~Vcc 1) $CS_1 \ge Vcc-0.2V$, $CS_2 \ge Vcc-0.2V$ ($\overline{CS_1}$ controlled) or 2) $0V \le CS_2 \le 0.2V$ (CS_2 controlled)	,	-	5.0	25	μΑ


^{1.} Typical values are measured at Vcc=3.3V, Ta=25°C and not 100% tested.



AC OPERATING CONDITIONS

TEST CONDITIONS (Test Load and Input/Output Reference)

Input pulse level: 0.2V to Vcc-0.2V Input rising and falling time: 5ns Input and output reference voltage:1.5V Output load(see right): CL=100pF+1TTL CL=30pF+1TTL



- 1. Including scope and jig capacitance
- 2. $R_1=3070\Omega$, $R_2=3150\Omega$
- 3. VTM = 2.8V

AC CHARACTERISTICS (Vcc=2.7~3.6V, TA=-40 to 85°C)

				Spee	d Bins		
	Parameter List	Symbol	55	īns	70	ns	Units
			Min	Max	Min	Max	
	Read cycle time	trc	55	-	70	-	ns
	Address access time	taa	-	55	-	70	ns
	Chip select to output	tco	-	55	-	70	ns
	Output enable to valid output	toe	-	25	-	35	ns
	LB, UB valid to data output	tва	-	55	-	70	ns
Read	Chip select to low-Z output	tLZ	10	-	10	-	ns
Neau	Output enable to low-Z output	toLz	5	-	5	-	ns
	LB, UB enable to low-Z output	tBLZ	10	-	10	-	ns
	Output hold from address change	tон	10	-	10	-	ns
	Chip disable to high-Z output	tHZ	0	20	0	25	ns
	OE disable to high-Z output	tonz	0	20	0	25	ns
	UB, LB disable to high-Z output	tвнz	0	20	0	25	ns
	Write cycle time	twc	55	-	70	-	ns
	Chip select to end of write	tcw	45	-	60	-	ns
	Address set-up time	tas	0	-	0	-	ns
	Address valid to end of write	taw	45	-	60	-	ns
	Write pulse width	twp	40	-	50	-	ns
Write	Write recovery time	twr	0	-	0	-	ns
	Write to output high-Z	twnz	0	20	0	20	ns
	Data to write time overlap	tow	25	-	30	-	ns
	Data hold from write time	tDH	0	-	0	-	ns
	End write to output low-Z	tow	5	-	5	-	ns
	LB, UB valid to end of write	tsw	45	-	60	-	ns

DATA RETENTION CHARACTERISTICS

Item	Symbol	nbol Test Condition		Тур	Max	Unit
Vcc for data retention	VDR	CS1≥Vcc-0.2V¹), VIN≥0V	1.5	-	3.6	V
Data retention current	IDR	Vcc=1.5V, CS 1≥Vcc-0.2V1, VIN≥0V	-	1.02)	15	μΑ
Data retention set-up time	tSDR	See data retention waveform	0	-	-	no
Recovery time	tRDR	See data reterition waverorm	tRC	-	-	ns

^{1. 1)} CS₁≥Vcc-0.2V, CS₂≥Vcc-0.2V(CS₁ controlled) or


^{2.} Typical value are measured at T_A=25°C and not 100% tested.




^{2) 0≤}CS2≤0.2V(CS2 controlled)

TIMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, $\overline{CS}1=\overline{OE}=V_{IL}$, $CS2=\overline{WE}=V_{IH}$, \overline{UB} or/and $\overline{LB}=V_{IL}$)



TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH)




NOTES (READ CYCLE)


- 1. tHZ and tOHZ are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
- 2. At any given temperature and voltage condition, tHZ(Max.) is less than tLZ(Min.) both for a given device and from device to device interconnection.



TIMING WAVEFORM OF WRITE CYCLE(1) (WE Controlled)




TIMING WAVEFORM OF WRITE CYCLE(2) (CS1 Controlled)






TIMING WAVEFORM OF WRITE CYCLE(3) (UB, LB Controlled)




NOTES (WRITE CYCLE)

- 2. tcw is measured from the $\overline{\text{CS}}$ 1 going low to the end of write.
- 3. tas is measured from the address valid to the beginning of write.
- 4. twn is measured from the end of write to the address change, twn is applied in case a write ends with $\overline{CS}1$ or \overline{WE} going high.

DATA RETENTION WAVEFORM







^{1.} A write occurs during the overlap(twp) of low $\overline{CS}1$ and low \overline{WE} . A write begins when $\overline{CS}1$ goes low and \overline{WE} goes low with asserting UB or LB for single byte operation or simultaneously asserting UB and LB for double byte operation. A write ends at the earliest transition when $\overline{CS}1$ goes high and \overline{WE} goes high. The twp is measured from the beginning of write to the end of write.

PACKAGE DIMENSION


Unit: millimeters

48 BALL FINE PITCH BGA(0.75mm ball pitch)






Side View



	Min	Тур	Max
Α	-	0.75	-
В	5.90	6.00	6.10
B1	-	3.75	-
С	6.90	7.00	7.10
C1	-	5.25	-
D	0.40	0.45	0.50
Е	0.80	0.90	1.00
E1	-	0.58	-
E2	0.27	0.32	0.37
Y	-	-	0.10

Detail A



Notes.

- 1. Bump counts: 48(8 row x 6 column)
- 2. Bump pitch: $(x,y)=(0.75 \times 0.75)(typ.)$
- 3. All tolerence are ± 0.050 unless specified beside figure.
- 4. Typ: Typical
- 5. Y is coplanarity: 0.10(Max)

