Data Sheet February 1999

microelectronics group



LG1626DXC Modulator Driver

Features

- High data-rate optical modulator driver
- Adjustable output voltage up to 3 Vp-p (RL = 50 Ω)
- Adjustable modulator dc offset
- Operation up to 3 Gbits/s
- Single ended or differential inputs
- Single –5.2 V power supply
- 90 ps rise and fall times
- Enable control

Applications

- SONET/SDM transmission systems
- SONET/SDM test equipment
- Optical transmitters

Functional Description

The LG1626DXC is a gallium-arsenide (GaAs) intergrated circuit used to provide voltages to drive optical modulators in high-speed non-return-to-zero (NRZ) transmission systems. The device is made in a highperformance 0.9 µm gate GaAs hetero-junction FET technology that utilizes high-density MIM capacitors, airbridge interconnect, and NiCr film precision resistors. The device contains four cascaded stages, operates with a single -5.2 V power supply, and accepts ECL 100K level inputs. The output is an open drain designed to drive 50 Ω loads. Voltages control the output modulation amplitude and modulator dc offset. A -2.5 V band-gap reference is required for stable operation over temperature and varying power supply voltage. The LG1626DXC is available in a 24-lead hermetic, gull-wing package.





Figure 1. Functional Diagram


Pin Information



5-6550(F)

Figure 2. LG1626DXC Die Block Diagram

Pin Information (continued)



Note: Figure is not to scale.

Figure 3. LG1626DXC Package Pinout

Symbol	Pin	Description
GND	1, 3, 4, 9, 10, 13, 14, 15, Package Bottom	Ground. For optimum performance, the package bottom must be soldered to the ground plane.
Vin	2	Data input.
VIN	5	Complementary data input.
VTH	6	Complementary threshold control (eye crossing) input.
BG2P5	7	-2.5 V band-gap reference (National Semiconductor * LM4040).
MOD_E	8	Modulation enable (connect to VSS1 to enable, float to disable).
MK	11	Complementary mark density output.
MK	12	Mark density output.
Vout	16	Output, ac couple to 50 Ω modulator.
Vout-dc	17	Output, modulator dc offset.
VDC-ADJ	18	Modulator dc offset control input.
VSS2	19	VSS2 supply -5.2 V for output prebias.
Vss3	20	VSS3 supply –5.2 V for output modulation.
Vmod	21	Output modulation control input.
VSS1	22, 23	VSS1 supply –5.2 V.
Vтн	24	Threshold control (eye crossing) input.

Table 1. LG1626DXC Pin Description

* National Semiconductor is a registered trademark of National Semiconductor Corporation.

Absolute Maximum Ratings (at TA = 25 °C unless otherwise specified)

Parameter	Symbol	Min	Мах	Unit
Supply Voltage	Vss	—	5.75	V
Input Voltage	VI	GND	Vss	V
Power Dissipation	PD	—	1	W
Storage Temperature Range	Tstg	-40	125	°C
Operating Temperature Range	Тс	0	100	°C

Table 2. Absolute Maximum Ratings

Handling Precautions

Although protection circuitry has been designed into this device, proper precautions should be taken to avoid exposure to electrostatic discharge (ESD) during handling and mounting. Lucent employs a human-body model (HBM) and a charged-device model (CDM) for ESD-susceptibility testing and protection design evaluation. ESD voltage threshold are dependent on the circuit parameters used to define the model. No industry-wide standard has been adopted for the CDM. However, a standard HBM (resistance = 1500Ω , capacitance = 100 pF) is widely used and therefore, can be used for comparision. The HBM ESD threshold presented here was obtained by using these circuit parameters.

Table 3. ESD Threshold Voltage

Human-Body Mod	lel ESD Threshold
Device	Voltage
LG1626DXC	>200 V

Mounting and Connections

Cetain precautions must be taken when using solder. For installation using a constant temperature solder, temperatures of under 300 $^{\circ}$ C may be employed for periods of time up to 5 seconds, maximum. For installation with a soldering iron (battery operated or nonswitching only), the soldering tip temperature should not be greater than 300 $^{\circ}$ C and the soldering time for each lead must not exceed 5 seconds. This device is supplied with solder on the back of the package. For optimum performance, it is recommended to solder the back of the package to the ground.

Electrical Characteristics

TA = 25 $^{\circ}$ C, VSS1 = VSS2 = VSS3 = -5.2 V, VTH = - 1.3 V, VMOD = - 3.8 V, RL = 50 Ω .

Minimum and maximum values are testing requirements. Typical values are characteristics of the device and are the result of engineering evaluations. Typical values are for information purposes only and are not part of the testing requirements. Stresses in excess of the absolute maximum ratings can cause permanent damage to the device.

Table 4. LG1626DXC	Minimum and	Maximum	Values
--------------------	-------------	---------	--------

Parameter	Symbol	Min	Тур	Max	Unit
Data Input Voltage (peak to peak) Single Ended	Vin	300	600	1000	mV
Voltage Control for Output Modulation Current	Vmod	-5.5	—	-4	V
Maximum Modulated Output Voltage ¹	Vout	2.70	—	3.00	V
Minimum Modulated Output Voltage ²	Vout	0	—	0.2	V
Output Rise and Fall Times (20%—80%)	tR, tF		90	—	ps
Power Supply Voltage	VSS1, VSS2, VSS3	-5.5	-5.2	-4.9	V
Power Supply Current ³	ISS1	100	140	180	mA
Mark Density ⁴	MK		-0.5	—	V
Complementary Mark Density ⁴	MK	_	-0.5	—	V
Voltage Control for Modulator dc Offset	Vdc-adj	-5.5	—	-3	V
Maximum Output, Modulator dc Offset ⁵	Vout-dc	1.2	—	1.5	V
Minimum Output, Modulator dc Offset ⁶	Vout-dc	0	—	0.1	V

1. Maximum output modulation at maximum VMOD (RL = 50 Ω).

2. Minimum output modulation when MOD_E is floating and VMOD = VSS3.

3. Excludes IPRE and average IMOD:

Power suppy current Iss2 (relating to prebias) is dependent on VPRE.


Power suppy current Iss3 (relating to modulation) is dependent on VMOD.

4. Both MK and $\overline{\text{MK}}$ are open drains, the typical value is obtained by driving a 1k Ω load.

5. Maximum modulator dc offset voltage ($R_L = 50 \Omega$) at maximum VDC-ADJ. 6. Minimum modulator dc offset voltage ($R_L = 50 \Omega$) at VDC-ADJ = VSS2.

Note: All parameters measured at 25 $^\circ\text{C}$ ambient.

Electrical Characteristics (continued)



5-6553(F).b

*A 2.5 k Ω resistor will set the eye crossing at 50%. A 5 k Ω potentiometer will allow the eye crossing to be varied. Notes:

All bypass caps should be mounted close to the package.

Iss3 can be measured and used to control VMOD.


Iss2 can be measured and used to control VOUT-DC.

For optimal performance, the proximity of the two components should be minimized and the package bottom must be soldered to the circuit board (GND).

For proper impedance matching, high-speed transmission lines should be 50 Ω controlled impedance lines.

Figure 4. LG1626DXC Typical Electrical Evaluation (ac Coupled to Scope)

Electrical Characteristics (continued)



5-6554(F).b

*A 2.5 k\Omega resistor will set the eye crossing at 50%. A 5 k\Omega potentiometer will allow the eye crossing to be varied.

Notes:

All bypass caps should be mounted close to the package.

Iss3 can be measured and used to control VMOD.


Iss2 can be measured and used to control VOUT-DC.

For optimal performance, the proximity of the two components should be minimized and the package bottom must be soldered to the circuit board (GND).

For proper impedance matching, high-speed transmission lines should be 50 Ω controlled impedance lines.


Figure 5. Typical Optical Evaluation of the LG1626DXC and EM2500 EM-ILM

Electrical Characteristics (continued)



5-7341(F)

Figure 6. Typical Electrical Eye Diagram (ac Coupled to Scope)




5-7342(F)

Figure 7. Typical Optical Eye Diagram

Table 5. Pin Description of Lucent's E2500 EM-ILM Modulator

Pin	Description
1, 2	Thermistor
3	Laser Anode
4	Monitor Anode
5	Monitor Cathode
6	Thermoelectric Cooler (+)
7	Thermoelectric Cooler (-)
8, 9	Case Ground
10, 14	No Connect
11, 13	Laser/Modulator Ground
12	Modulator Anode (–) 50 Ω RF Input

Outline Diagram



Assembly Notes:

Standoff specifications applies to package prior to solder dipping of leads and package base.

During board assembly use back lighting to silhouette the package. This will eliminate reflection problems with the solder on the bottom of the package.

Lead space tolerance should be set to ± 0.012 in.

Board solder pattern for the package base should not exceed 50% of the package base area.

Insertion pressure should not exceed 125 grams.

LG1626DXC Ordering Information

Device	Туре	Comcode Number
LG1626DXC	24-Pin Package	108192865

For additional in	nformation, contact your Microelectronics Group Account Manager or the following:
INTERNET:	http://www.lucent.com/micro
E-MAIL:	docmaster@micro.lucent.com
N. AMERICA:	Microelectronics Group, Lucent Technologies Inc., 555 Union Boulevard, Room 30L-15P-BA, Allentown, PA 18103
	1-800-372-2447, FAX 610-712-4106 (In CANADA: 1-800-553-2448, FAX 610-712-4106)
ASIA PACIFIC:	Microelectronics Group, Lucent Technologies Singapore Pte. Ltd., 77 Science Park Drive, #03-18 Cintech III, Singapore 118256
	Tel. (65) 778 8833, FAX (65) 777 7495
CHINA:	Microelectronics Group, Lucent Technologies (China) Co., Ltd., A-F2, 23/F, Zao Fong Universe Building, 1800 Zhong Shan Xi Road, Shanghai 200233 P. R. China Tel. (86) 21 6440 0468, ext. 316, FAX (86) 21 6440 0652
JAPAN:	Microelectronics Group, Lucent Technologies Japan Ltd., 7-18, Higashi-Gotanda 2-chome, Shinagawa-ku, Tokyo 141, Japan Tel. (81) 3 5421 1600, FAX (81) 3 5421 1700
EUROPE:	Data Requests: MICROELECTRONICS GROUP DATALINE: Tel. (44) 1189 324 299, FAX (44) 1189 328 148
	Technical Inquiries:GERMANY: (49) 89 95086 0 (Munich), UNITED KINGDOM: (44) 1344 865 900 (Ascot),
	FRANCE: (33) 1 40 83 68 00 (Paris), SWEDEN: (46) 8 594 607 00 (Stockholm), FINLAND: (358) 9 4354 2800 (Helsinki),
	ITALY: (39) 02 6608131 (Milan), SPAIN: (34) 1 807 1441 (Madrid)

Lucent Technologies Inc. reserves the right to make changes to the product(s) or information contained herein without notice. No liability is assumed as a result of their use or application. No rights under any patent accompany the sale of any such product(s) or information.

Copyright © 1999 Lucent Technologies Inc. All Rights Reserved microelectronics group



February 1999 DS99-145HSPL

Lucent Technologies Bell Labs Innovations