- FEATURES
  - ♦ 33.5 dBm Output Power at 1-dB Compression at 18 GHz
  - ♦ 7 dB Power Gain at 18 GHz
  - ♦ 30.5 dBm Output Power at 1-dB Compression at 3.3V
  - ♦ 45% Power-Added Efficiency



DIE SIZE: 28.3X16.5 mils (720x420 µm)
DIE THICKNESS: 2.6 mils (65 µm)
BONDING PADS: 1.9X2.4 mils (50x60 µm)

- DESCRIPTION AND APPLICATIONS

The LP3000 is an Aluminum Gallium Arsenide / Indium Gallium Arsenide (AlGaAs/InGaAs) Pseudomorphic High Electron Mobility Transistor (PHEMT), utilizing an Electron-Beam direct-write 0.25 µm by 3000 µm Schottky barrier gate. The recessed "mushroom" gate structure minimizes parasitic gate-source and gate resistances. The epitaxial structure and processing have been optimized for reliable high-power applications. The LP3000 is also available in a P100 flanged ceramic package and in the low cost plastic SOT89 package.

Typical applications include commercial and other high-performance power amplifiers.

- ELECTRICAL SPECIFICATIONS @ $T_{Ambient}$ = 25°C

Parameter	Symbol	Test Conditions	Min	Typ	Max	Units
Saturated Drain-Source Current	I_{DSS}	V_{DS} = 2 V; V_{GS} = 0 V	800	1060	1100	mA
Power at 1-dB Compression	P-1dB	V_{DS} = 8 V; I_{DS} = 50% I_{DSS}	33	33.5		dBm
Power Gain at 1-dB Compression	G-1dB	V_{DS} = 8 V; I_{DS} = 50% I_{DSS}	4	6		dB
Power-Added Efficiency	PAE	V_{DS} = 8 V; I_{DS} = 50% I_{DSS}		45		%
Maximum Drain-Source Current	I_{MAX}	V_{DS} = 2 V; V_{GS} = 1 V		1700		mA
Transconductance	G_M	V_{DS} = 2 V; V_{GS} = 0 V	725	900		mS
Gate-Source Leakage Current	I_{GSO}	V_{GS} = -5 V		15	125	µA
Pinch-Off Voltage	V_P	V_{DS} = 2 V; I_{DS} = 10 mA	-0.25	-1.2	-2.0	V
Gate-Source Breakdown Voltage Magnitude	$\|V_{BDGS}\|$	I_{GS} = 15 mA	-12	-15		V
Gate-Drain Breakdown Voltage Magnitude	$\|V_{BDGD}\|$	I_{GD} = 15 mA	-12	-16		V
Thermal Resistivity	Θ_{JC}			20		°C/W

frequency=18 GHz

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Test Conditions	Min	Max	Units
Drain-Source Voltage	V_{DS}	$T_{Ambient} = 22 \pm 3$ °C		12	V
Gate-Source Voltage	V_{GS}	$T_{Ambient} = 22 \pm 3$ °C		-5	V
Drain-Source Current	I_{DS}	$T_{Ambient} = 22 \pm 3$ °C		$2xI_{DSS}$	mA
Gate Current	I_G	$T_{Ambient} = 22 \pm 3$ °C		30	mA
RF Input Power	P_{IN}	$T_{Ambient} = 22 \pm 3$ °C		1.2	W
Channel Operating Temperature	T_{CH}	$T_{Ambient} = 22 \pm 3$ °C		175	ºC
Storage Temperature	T_{STG}	—	-65	175	ºC
Total Power Dissipation	P_{TOT}	$T_{Ambient} = 22 \pm 3$ °C		6.0	W

Notes:

- Operating conditions that exceed the Absolute Maximum Ratings could result in permanent damage to the device.
- Power Dissipation defined as: $P_{TOT} \equiv (P_{DC} + P_{IN}) - P_{OUT}$, where
  P_{DC}: DC Bias Power
  P_{IN}: RF Input Power
  P_{OUT}: RF Output Power
- Absolute Maximum Power Dissipation to be de-rated as follows above 25°C:
  $P_{TOT} = 6.0W - (0.040W/°C) \times T_{HS}$
  where T_{HS} = heatsink or ambient temperature.

HANDLING PRECAUTIONS

To avoid damage to the devices care should be exercised during handling. Proper Electrostatic Discharge (ESD) precautions should be observed at all stages of storage, handling, assembly, and testing. These devices should be treated as Class 1A (0-500 V). Further information on ESD control measures can be found in MIL-STD-1686 and MIL-HDBK-263.

ASSEMBLY INSTRUCTIONS

The recommended die attach is gold/tin eutectic solder under a nitrogen atmosphere. Stage temperature should be 280-290°C; maximum time at temperature is one minute. The recommended wire bond method is thermo-compression wedge bonding with 0.7 or 1.0 mil (0.018 or 0.025 mm) gold wire. Stage temperature should be 250-260°C.

APPLICATIONS NOTES & DESIGN DATA

Applications Notes are available from your local Filtronic Sales Representative or directly from the factory. Complete design data, including S-parameters, noise data, and large-signal models are available on the Filtronic web site.