


LSI/CSI



LS7166



LSI Computer Systems, Inc. 1235 Walt Whitman Road, Melville, NY 11747 (631) 271-0400 FAX (631) 271-0405

24-BIT QUADRATURE COUNTER

August 2006

FEATURES:

- Programmable modes are: Up/Down, Binary, BCD, 24 Hour Clock, Divide-by-N, x1 or x2 or x4 Quadrature and Single-Cycle.
- DC to 25MHz Count Frequency.
- 8-Bit I/O Bus for uP Communication and Control.
- 24-Bit comparator for pre-set count comparison.
- Readable status register.
- Input/Output TTL and CMOS compatible.
- 3V to 5.5V operation (VDD - VSS).
- LS7166 (DIP); LS7166-S (SOIC); LS7166-TS24 (24-Pin TSSOP) - See Figure 1 -

GENERAL DESCRIPTION:

The LS7166 is a CMOS, 24-bit counter that can be programmed to operate in several different modes. The operating mode is set up by writing control words into internal control registers (see Figure 8). There are three 6-bit and one 2-bit control registers for setting up the circuit functional characteristics. In addition to the control registers, there is a 5-bit output status register (OSR) that indicates the current counter status. The IC communicates with external circuits through an 8-bit three state I/O bus. Control and data words are written into the LS7166 through the bus. In addition to the I/O bus, there are a number of discrete inputs and outputs to facilitate instantaneous hardware based control functions and instantaneous status indication.

REGISTER DESCRIPTION:

Internal hardware registers are accessible through the I/O bus (D0 - D7) for READ or WRITE when CS = 0. The C/D input selects between the control registers (C/D = 1) and the data registers (C/D = 0) during a READ or WRITE operation. (See Table 1)

The information included herein is believed to be accurate and reliable. However, LSI Computer Systems, Inc. assumes no responsibilities for inaccuracies, nor for any infringements of patent rights of others which may result from its use.

PIN ASSIGNMENTS - Top View






FIGURE 1

PR (Preset register). The PR is the input port for the CNTR. The CNTR is loaded with a 24 bit data via the PR. The data is first written into the PR in 3 WRITE cycle sequence of Byte 0 (PR0), Byte 1 (PR1) and Byte 2 (PR2). The address pointer for PR0/PR1/PR2 is automatically incremented with each write cycle.

Accessed by: WRITE when C/D = 0, CS = 0.



Standard Sequence for Loading PR and Reading CNTR:


```

1 → MCR      ; Reset PR address pointer
WRITE PR     ; Load Byte 0 and into PR0 increment address
WRITE PR     ; Load Byte 1 and into PR1 increment address
WRITE PR     ; Load Byte 2 and into PR3 increment address
8 → MCR      ; Transfer PR to CNTR
  
```

MCR (Master Control Register). Performs register reset and load operations. Writing a "non-zero" word to MCR does not require a follow-up write of an "all-zero" word to terminate a designated operation.

Accessed by: WRITE when C/D = 1, CS = 0.

Bit # 7 6 5 4 3 2 1 0




NOTE: Control functions may be combined.

ICR (Input Control Register). Initializes counter input operating modes.

Accessed by: WRITE when C/D = 1, CS = 0.

Bit # 7 6 5 4 3 2 1 0




NOTE: Control functions may be combined.

TABLE 1 - Register Addressing Modes

D7	D6	C/D	RD	WR	CS	COMMENT
X	X	X	X	X	1	Disable Chip for READ/WRITE
0	0	1	1	U	0	Write to Master Control Register (MCR)
0	1	1	1	U	0	Write to input control register (ICR)
1	0	1	1	U	0	Write to output/counter control register (OCCR)
1	1	1	1	U	0	Write to quadrature register (QR)
X	X	0	1	U	0	Write to preset register (PR) and increment register address counter.
X	X	0	U	1	0	Read output latch (OL) and increment register address counter
X	X	1	U	1	0	Read output status register (OSR).


X = Don't Care

OSR (Output Status Register). Indicates CNTR status: Accessed by: READ when C/D = 1, CS = 0.



OL(Output latch). The OL is the output port for the CNTR. The 24 bit CNTR Value at any instant can be accessed by performing a CNTR to OL transfer and then reading the OL in 3 READ cycle sequence of Byte 0 (OL0), Byte 1 (OL1) and Byte 2 (OL2). The address pointer for OL0/OL1/OL2 is automatically incremented with each READ cycle.

Accessed by: READ when C/D = 0, CS = 0.




Standard Sequence for Loading and Reading OL:

- 3 → MCR ; Reset OL address pointer and Transfer CNTR to OL
- READ OL ; Read Byte 0 and increment address
- READ OL ; Read Byte 1 and increment address
- READ OL ; Read Byte 2 and increment address


OCCR (Output Control Register) Initializes CNTR and output operating modes.

Accessed by : WRITE when C/D = 1, CS = 0.



QR (Quadrature Register). Selects quadrature count mode (See Fig. 7)

Accessed by: WRITE when C/D = 1, CS = 0.



X = Don't Care

I/O DESCRIPTION:
(See REGISTER DESCRIPTION for I/O Programming.)

Data-Bus (D0 - D7) (Pin 8 - Pin 15). The 8-line data bus is a three-state I/O bus for interfacing with the system bus.

CS (Chip Select Input) (Pin 2). A logical "0" at this input enables the chip for Read and Write.

RD (Read Input) (Pin 19). A logical "0" at this input enables the OSR and the OL to be read on the data bus.

WR (Write Input) (Pin 1). A logical "0" at this input enables the data bus to be written into the control and data registers.

C/D (Control/Data Input) (Pin 18). A logical "1" at this input enables a control word to be written into one of the four control registers or the OSR to be read on the I/O bus. A logical "0" enables a data word to be written into the PR, or the OL to be read on the I/O bus.

A (Pin 6). Input A is a programmable count input capable of functioning in three different modes, such as up count input, down count input and quadrature input. In non-quadrature mode, the counter advances on the rising edge of Input A.

B (Pin 7). Input B is also a programmable count input that can be programmed to function either as down count input, or count direction control gate for input A, or quadrature input. In non-quadrature mode, and when programmed as the Down Count input, the counter advances on the rising edge of Input B. When B is programmed as the count direction control gate, B = 0 enables A as the Up Count input and B = 1 enables A as the Down Count input. When programmed as the direction input, B can switch state only when A is high.

ABGT/RCTR (Pin 4). This input can be programmed to function as either inputs A and B enable gate or as external counter reset input. A logical "0" is the active level on this input. In non-quadrature mode, if Pin 4 is programmed as A and B enable gate input, it may switch state only when A is high (if A is clock and B is direction) or when both A and B are high (if A and B are clocks). In quadrature mode, if Pin 4 is programmed as A and B enable gate, it may switch state only when either A or B switches.

LCTR/LLTC (Pin 3) This input can be programmed to function as the external load command input for either the CNTR or the OL. When programmed as counter load input, the counter is loaded with the data contained in the PR. When programmed as the OL load input, the OL is loaded with data contained in the CNTR. A logical "0" is the active level on this input.

CY (Pin 16) This output can be programmed to serve as one of the following:

- A. CY. Complemented Carry out (active "0").
- B. CY. True Carry out (active "1").
- C. CYT. Carry Toggle flip-flop out.
- D. COMP. Comparator out (active "0")

BW (Pin 17) This output can be programmed to serve as one of the following:

- A. BW. Complemented Borrow out (active "0").
- B. BW. True Borrow out (active "1").
- C. BWT. Borrow Toggle flip-flop out.
- D. COMPT. Comparator Toggle output.

VDD (Pin 5) Supply voltage positive terminal.

Vss (Pin 20) Supply voltage negative terminal.

Absolute Maximum Ratings:

Parameter	Symbol	Values	Unit
Voltage at any input	VIN	Vss - 0.3 to VDD + 0.3	V
Operating Temperature	TA	-40 to +125	°C
Storage Temperature	TSTG	-65 to +150	°C
Supply Voltage	VDD - VSS	+7.0	V

DC Electrical Characteristics. (All voltages referenced to Vss.

TA = 0° to 85°C, VDD = 3V to 5.5V, fc = 0, unless otherwise specified)

Parameter	Symbol	Min. Value	Max. Value	Unit	Remarks
Supply Voltage	VDD	3.0	5.5	V	-
Supply Current	IDD	-	350	µA	Outputs open
Input Low Voltage	VIL	0	0.8	V	-
Input High Voltage	VIH	2.0	VDD	V	-
Output Low Voltage	VOL	-	0.4	V	4mA Sink, VDD = 5V
Output High Voltage	VOH	2.5	-	V	200µA Source, VDD = 5V
Input Current	-	-	15	nA	Leakage Current
Output Source Current	ISRC	200	-	µA	VOH = 2.5V, VDD = 5V
Output Sink Current	ISINK	4	-	mA	VOL = 0.4V, VDD = 5V
Data Bus Off-State	-	-	-	-	-
Leakage Current	-	-	15	nA	-

TRANSIENT CHARACTERISTICS (See Timing Diagrams in Fig. 2 thru Fig. 7,
 V_{DD} = 3V to 5.5V, T_A = 0° to 85°C, unless otherwise specified)

Parameter	Symbol	Min.Value	Max.Value	Unit
Clock A/B "Low"	TCL	18	No Limit	ns
Clock A/B "High"	TCH	22	No Limit	ns
Clock A/B Frequency (See NOTE 1)	fc	0	25	MHz
Clock UP/DN Reversal <u>Delay</u>	TUDD	100	-	ns
LCTR Positive edge to the next A/B positive or negative edge delay	TLC	100	-	ns
Clock A/B to <u>$\overline{CY}/\overline{BW}/\overline{COMP}$ "low"</u> propagation delay	TCBL	-	65	ns
Clock A/B to <u>$\overline{CY}/\overline{BW}/\overline{COMP}$ "high"</u> propagation delay	TCBH	-	85	ns
LCTR and LLTC pulse width	TLCW	60	-	ns
Clock A/B to CYT, BWT and COMPT "high" propagation delay	TTFH	-	100	ns
Clock A/B to CYT, BWT and COMPT "low" progagation delay	TTFL	-	100	ns
WR pulse width	TWR	60	-	ns
RD to data out delay ($C_L=20pF$)	TR	-	110	ns
CS, RD Terminate to Data-Bus Tri-State	TRT	-	30	ns
Data-Bus set-up time for WR	TDS	30	-	ns
Data-Bus hold time for \overline{WR}	TDH	30	-	ns
\overline{CS} set-up time for \overline{RD}	TSRS	0	-	ns
CS hold time for \overline{RD}	TSRH	0	-	ns
Back to Back \overline{RD} delay	TRR	60	-	ns
RD to WR delay	-	60	-	ns
C/D set-up time for \overline{RD}	TCRS	0	-	ns
C/D hold time for \overline{RD}	TCRH	30	-	ns
C/D set-up time for \overline{WR}	Tcws	30	-	ns
C/D hold time for \overline{WR}	Tcwh	30	-	ns
\overline{CS} set-up time for \overline{WR}	Tsws	60	-	ns
CS hold time for \overline{WR}	Tswh	0	-	ns
Back to Back \overline{WR} delay	Tww	60	-	ns
WR to \overline{RD} delay	-	60	-	ns
Quadrature Mode:				
Clock A/B Validation delay (See NOTE 1)	Tcqv	-	160	ns
A and B phase delay	TPH	208	-	ns
Clock A/B frequency	fCQ	-	1.2	MHz
CY, BW, COMP pulse width	TCBW	85	200	ns

NOTE 1: In quadrature mode A/B inputs are filtered and required to be stable
for at least TCQV length to be valid.




FIGURE 2 . LOAD COUNTER, UP CLOCK, DOWN CLOCK, COMPARE OUT, CARRY, BORROW

NOTE 1: The counter in this example is assumed to be operating in the binary mode.

NOTE 2: No COMP output is generated here, although PR = CNTR. COMP output is disabled with a counter load command and enabled with the rising edge of the next clock, thus eliminating invalid COMP outputs whenever the CNTR is loaded from the PR.

NOTE 3: When UP Clock is active, the DN Clock should be held "HIGH" and vice versa.




FIGURE 3. CLOCK TO \overline{CY} / \overline{BW} OUTPUT PROPAGATION DELAYS





FIGURE 4. READ/WRITE CYCLES



NOTE: EXAMPLE OF DIVIDE BY 4 IN DOWN COUNT MODE

FIGURE 5. DIVIDE BY N MODE




FIGURE 6 . CYCLE ONCE MODE






FIGURE 7.
QUADRATURE MODE INTERNAL CLOCKS



7166-110103-10

FIGURE 9. 80C31/8051 TO LS7166 INTERFACE IN EXTERNAL ADDRESS MODE



NOTE: Port_0 is open drain output. Add pull-up resistors to all Port_0 i/o lines.

FIGURE 10. 8751 INTERFACE TO LS7166 IN I/O MODE




FIGURE 11. LS7166 TO 68HC11 INTERFACE






FIGURE 12. LS7166 INTERFACE EXAMPLE



7166-110503-14

FIGURE 13. 68000 INTERFACE TO LS7166



7166-062306-15