## INTEGRATED CIRCUITS

## DATA SHEET

## 74LVC257A

Quad 2-input multiplexer with 5 Volt tolerant inputs/outputs (3-State)

Product specification Superceded data of 1997 Sep 26 IC24 Data Handbook 1998 Jul 29





## Quad 2-input multiplexer with 5 Volt tolerant inputs/outputs (3-State)

74LVC257A

#### **FEATURES**

- Wide supply voltage range of 1.2 to 3.6 V
- In accordance with JEDEC standard no. 8-1A
- CMOS lower power consumption
- Direct interface with TTL levels
- Output drive capability 50 Ω transmission lines at 85°C
- 5 Volt tolerant inputs/outputs, for interfacing with 5 Volt logic

#### **DESCRIPTION**

The 74LVC257A is a high-performance, low-power, low-voltage, Si-gate CMOS device and superior to most advanced CMOS compatible TTL families.

Inputs can be driven from either 3.3V or 5.0V devices. In 3-State operation, outputs can handle 5V. This feature allows the use of these devices as translators in a mixed 3.3V/5V environment.

The 74LVC257A is a quad 2-input multiplexer with 3-state outputs, which select 4 bits of data from two sources and are controlled by a common data select input (S). The data inputs from source 0 (1 $I_0$  to 4 $I_0$ ) are selected when input S is LOW and the data inputs from source 1 (1 $I_1$  to 4 $I_1$ ) are selected when S in HIGH. Data appears at the outputs (1Y to 4Y) in true (non-inverting) form from the selected inputs. The 74LVC257A is the logic implementation of a 4-pole, 2-position switch, where the position of the switch is determined by the logic levels applied to S. The outputs are forced to a high impedance OFF-state when  $\overline{\text{OE}}$  is HIGH.

### **QUICK REFERENCE DATA**

GND = 0 V;  $T_{amb} = 25^{\circ}C$ ;  $t_r = t_f \le 2.5 \text{ ns}$ 

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t <sub>PHL</sub> /t <sub>PLH</sub>	Propagation delay nl <sub>0</sub> , nl <sub>1</sub> to nY S to nY	$C_L = 50 \text{ pF};$ $V_{CC} = 3.3 \text{ V}$	3.9 3.5	ns
C <sub>I</sub>	Input capacitance		5.0	pF
C <sub>PD</sub>	Power dissipation capacitance per channel	$V_I = GND \text{ to } V_{CC}^1$	30	pF


#### NOTE:

f<sub>i</sub> = input frequency in MHz; C<sub>L</sub> = output load capacitance in pF;


#### ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	PKG. DWG. #
16-Pin Plastic SO	–40°C to +85°C	74LVC257A D	74LVC257A D	SOT109-1
16-Pin Plastic SSOP Type II	−40°C to +85°C	74LVC257A DB	74LVC257A DB	SOT338-1
16-Pin Plastic TSSOP Type I	−40°C to +85°C	74LVC257A PW	74LVC257APW DH	SOT403-1

#### PIN CONFIGURATION



#### LOGIC SYMBOL



<sup>1.</sup>  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ )

 $P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o)$  where:

 $f_0$  = output frequency in MHz;  $V_{CC}$  = supply voltage in V;

 $<sup>\</sup>sum (C_L \times V_{CC}^2 \times f_0) = \text{sum of the outputs.}$ 


# Quad 2-input multiplexer with 5 Volt tolerant inputs/outputs (3-State)

74LVC257A


### **PIN DESCRIPTION**

PIN NUMBER	SYMBOL	FUNCTION
1	S	Common data select input
2, 5, 11, 14	1l <sub>0</sub> to 4l <sub>0</sub>	Data inputs from source 0
3, 6, 10, 13	1l <sub>1</sub> to 4l <sub>1</sub>	Data outputs from source 1
4, 7, 9, 12	1Y to 4Y	3-State multiplexer outputs
8	GND	Ground (0 V)
15	OE	3-State output enable input (active LOW)
16	V <sub>CC</sub>	Positive supply voltage

## LOGIC SYMBOL (IEEE/IEC)



### **FUNCTIONAL DIAGRAM**



### **FUNCTION TABLE**


	INP	UTS		OUTPUTS
ŌĒ	S	nY		
Н	Х	Х	Х	Z
L	Н	Х	L	L
L	Н	Х	Н	Н
L	L	L	Х	L
L	L	Н	Х	Н

#### NOTES:

H = HIGH voltage level LOW voltage level

X = Z = don't care high impedance OFF-state

### **LOGIC DIAGRAM**



1998 Jul 29

## Quad 2-input multiplexer with 5 Volt tolerant inputs/outputs (3-State)

74LVC257A

### **RECOMMENDED OPERATING CONDITIONS**

SYMBOL	PARAMETER	CONDITIONS	LIM	ITS	UNIT
3 TWIBOL	FARAMETER	CONDITIONS	MIN	MAX	UNIT
V <sub>CC</sub>	DC supply voltage (for max. speed performance)		2.7	3.6	V
V CC	DC supply voltage (for low-voltage applications)		1.2	3.6	v
VI	DC input voltage range		0	5.5	V
V-	DC input voltage range; output HIGH or LOW state		0	V <sub>CC</sub>	V
Vo	DC output voltage range; output 3-State		0	5.5	v
T <sub>amb</sub>	Operating free-air temperature range		-40	+85	°C
t <sub>r</sub> , t <sub>f</sub>	Input rise and fall times	$V_{CC} = 1.2 \text{ to } 2.7V$ $V_{CC} = 2.7 \text{ to } 3.6V$	0 0	20 10	ns/V

#### ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

In accordance with the Absolute Maximum Rating System (IEC 134); Voltages are referenced to GND (ground = 0V)

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V <sub>CC</sub>	DC supply voltage		-0.5 to +6.5	V
I <sub>IK</sub>	DC input diode current	V <sub>I</sub> < 0	-50	mA
VI	DC input voltage	Note 2	-0.5 to +5.5	V
I <sub>OK</sub>	DC output diode current	$V_{O} > V_{CC}$ or $V_{O} < 0$	±50	mA
\/	DC output voltage; output HIGH or LOW	Note 2	-0.5 to V <sub>CC</sub> +0.5	V
Vo	DC output voltage; output 3-State	Note 2	-0.5 to 6.5	V
I <sub>O</sub>	DC output source or sink current	$V_O = 0$ to $V_{CC}$	±50	mA
I <sub>GND</sub> , I <sub>CC</sub>	DC V <sub>CC</sub> or GND current		±100	mA
T <sub>stg</sub>	Storage temperature range		-65 to +150	°C
P <sub>TOT</sub>	Power dissipation per package  – plastic mini-pack (SO)  – plastic shrink mini-pack (SSOP and TSSOP)	above +70°C derate linearly with 8 mW/K above +60°C derate linearly with 5.5 mW/K	500 500	mW

### NOTES:

1998 Jul 29

Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the
device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to
absolute-maximum-rated conditions for extended periods may affect device reliability.

<sup>2.</sup> The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

## Quad 2-input multiplexer with 5 Volt tolerant inputs/outputs (3-State)

74LVC257A

#### DC ELECTRICAL CHARACTERISTICS

Over recommended operating conditions voltages are referenced to GND (ground = 0V)

			L	IMITS		
SYMBOL	PARAMETER	TEST CONDITIONS	Temp = -	+85°C	UNIT	
			MIN	TYP <sup>1</sup>	MAX	
	LHCL level length veltage	V <sub>CC</sub> = 1.2V	V <sub>CC</sub>			V
V <sub>IH</sub>	HIGH level Input voltage	V <sub>CC</sub> = 2.7 to 3.6V	2.0			1
	L OW level leave welfers	V <sub>CC</sub> = 1.2V			GND	V
$V_{IL}$	LOW level Input voltage	V <sub>CC</sub> = 2.7 to 3.6V			0.8	1 °
		$V_{CC} = 2.7V$ ; $V_I = V_{IH}$ or $V_{IL}$ ; $I_O = -12mA$	V <sub>CC</sub> -0.5			
V	LUCLUS and and and and and	$V_{CC} = 3.0V$ ; $V_I = V_{IH}$ or $V_{IL}$ ; $I_O = -100\mu A$	V <sub>CC</sub> -0.2	V <sub>CC</sub>		] ,
V <sub>OH</sub>	HIGH level output voltage	$V_{CC} = 3.0V$ ; $V_I = V_{IH}$ or $V_{IL}$ ; $I_O = -18$ mA	V <sub>CC</sub> -0.6			1 °
		$V_{CC} = 3.0V$ ; $V_I = V_{IH}$ or $V_{IL}$ ; $I_O = -24$ mA	V <sub>CC</sub> -0.8			1
		$V_{CC} = 2.7V$ ; $V_I = V_{IH}$ or $V_{IL}$ ; $I_O = 12mA$			0.40	
$V_{OL}$	LOW level output voltage	$V_{CC} = 3.0V$ ; $V_I = V_{IH}$ or $V_{IL}$ ; $I_O = 100\mu A$		GND	0.20	V
		$V_{CC} = 3.0V$ ; $V_I = V_{IH}$ or $V_{IL}$ ; $I_O = 24mA$			0.55	1
I <sub>I</sub>	Input leakage current	V <sub>CC</sub> = 3.6V; V <sub>I</sub> = 5.5V or GND		±0.1	±5	μΑ
I <sub>OZ</sub>	3-State output OFF-state current	$V_{CC} = 3.6V$ ; $V_I = V_{IH}$ or $V_{IL}$ ; $V_O = V_{CC}$ or GND		0.1	±5	μА
I <sub>OFF</sub>	Power off leakage current	$V_{CC} = 0.0V; V_{I} \text{ or } V_{O} = 5.5V$		0.1	±10	μА
I <sub>CC</sub>	Quiescent supply current	$V_{CC} = 3.6V; V_{I} = V_{CC} \text{ or GND}; I_{O} = 0$		0.1	10	μΑ
Δl <sub>CC</sub>	Additional quiescent supply current per input pin	$V_{CC} = 2.7 \text{V to } 3.6 \text{V}; V_{I} = V_{CC} -0.6 \text{V}; I_{O} = 0$		5	500	μΑ

#### NOTES:

### **AC CHARACTERISTICS**

GND = 0 V;  $t_r$  =  $t_f \leq$  2.5 ns;  $C_L$  = 50 pF;  $R_L$  = 500 $\Omega$ ;  $T_{amb}$  = -40°C to +85°C

			LIMITS								
SYMBOL	PARAMETER	WAVEFORM	EFORM $V_{CC} = 3.3V \pm 0.3V$				/ <sub>CC</sub> = 2.7\	/	V <sub>CC</sub> = 1.2V	UNIT	
			MIN	TYP <sup>1</sup>	MAX	MIN	TYP <sup>1</sup>	MAX	TYP		
t <sub>PHL</sub> /t <sub>PLH</sub>	Propagation delay nl <sub>0</sub> to nY nl <sub>1</sub> to nY	Figures 1, 3	1.5	3.9	5.1	1.5	3.3	6.1	11	ns	
t <sub>PHL</sub> /t <sub>PLH</sub>	Propagation delay S to nY	Figures 1, 3	1.5	3.5	6.4	1.5	4.3	7.5	14	ns	
t <sub>PZH</sub> /t <sub>PZL</sub>	3-state output enable time OE to nY	Figures 2, 3	1.5	3.7	6.5	1.5	4.6	7.5	15	ns	
t <sub>PHZ</sub> /t <sub>PLZ</sub>	3-state output disable time OE to nY	Figures 2, 3	1.5	3.2	5.2	1.5	3.5	6.2	12	ns	

#### NOTE:

<sup>1.</sup> All typical values are at  $V_{CC}$  = 3.3V and  $T_{amb}$  = 25°C.

<sup>1.</sup> These typical values are at  $V_{CC}$  = 3.3V and  $T_{amb}$  = 25°C.

## Quad 2-input multiplexer with 5 Volt tolerant inputs/outputs (3-State)

74LVC257A

#### **AC WAVEFORMS**

$$\begin{split} &V_{M} = 0.5 \times V_{CC} \text{ at } V_{CC} < 2.7 \text{ V} \\ &V_{M} = 1.5 \text{ V at } V_{CC} \ge 2.7 \text{ V} \\ &V_{X} = V_{OL} + 0.3 \text{ V at } V_{CC} \ge 2.7 \text{ V} \\ &V_{X} = V_{OL} + 0.1 \times V_{CC} \text{ at } V_{CC} < 2.7 \text{ V} \\ &V_{Y} = V_{OH} - 0.3 \text{ V at } V_{CC} \ge 2.7 \text{ V} \\ &V_{Y} = V_{OH} - 0.1 \times V_{CC} \text{ at } V_{CC} < 2.7 \text{ V} \end{split}$$

 $\mbox{V}_{\mbox{OL}}$  and  $\mbox{V}_{\mbox{OH}}$  are the typical output voltage drop that occur with the output load.




Figure 1. Input (S,  $nl_0$ ,  $nl_1$ ) to output (nY) propagation delays.




Figure 2. 3-state enable and disable times.

#### **TEST CIRCUIT**





Figure 3. Load circuitry for switching times.

## Quad 2-input multiplexer with 5 Volt tolerant inputs/outputs (3-State)

74LVC257A

### SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1



## DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	10.0 9.8	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8°
inches	0.069	0.010 0.004	0.057 0.049	0.01		0.0100 0.0075	0.39 0.38	0.16 0.15	0.050	0.244 0.228	0.041	0.039 0.016		0.01	0.01	0.004	0.028 0.012	0°

#### Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.


OUTLINE		REFER	RENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	1330E DATE
SOT109-1	076E07S	MS-012AC			<del>95-01-23</del> 97-05-22

## Quad 2-input multiplexer with 5 Volt tolerant inputs/outputs (3-State)

74LVC257A

## SSOP16: plastic shrink small outline package; 16 leads; body width 5.3 mm

SOT338-1



### DIMENSIONS (mm are the original dimensions)

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	рb	c	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	Ø	v	w	у	Z <sup>(1)</sup>	θ
mm	2.0	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	6.4 6.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	1.00 0.55	8° 0°

#### Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT338-1		MO-150AC				<del>94-01-14</del> 95-02-04


## Quad 2-input multiplexer with 5 Volt tolerant inputs/outputs (3-State)


74LVC257A


TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm

SOT403-1











#### DIMENSIONS (mm are the original dimensions)

UNIT	A max.	Α1	A <sub>2</sub>	<b>A</b> <sub>3</sub>	bр	c	D <sup>(1)</sup>	E <sup>(2)</sup>	Φ	HE	L	Lp	ø	v	w	у	Z <sup>(1)</sup>	θ
mm	1.10	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1.0	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.40 0.06	8° 0°

#### Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	RENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	1930E DATE
SOT403-1		MO-153			<del>-94-07-12-</del> 95-04-04

## Quad 2-input multiplexer with 5 Volt tolerant inputs/outputs (3-State)

74LVC257A

#### Data sheet status

Data sheet status	Product status	Definition [1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

<sup>[1]</sup> Please consult the most recently issued datasheet before initiating or completing a design.

#### **Definitions**

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### **Disclaimers**

**Life support** — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

print code Date of release: 08-98

Document order number:

Let's make things better.

Philips Semiconductors



