






PIN CONFIGURATION DESCRIPTION

Pin	Name	Input Function
CLK	<i>System clock</i>	Active on the positive going edge to sample all inputs.
CS	<i>Chip select</i>	Disables or enables device operation by masking or enabling all inputs except CLK, CKE and DQM
CKE	<i>Clock enable</i>	Masks system clock to freeze operation from the next clock cycle. CKE should be enabled at least one cycle prior to new command. Disable input buffers for power down in standby. CKE should be enabled 1CLK+tss prior to valid command.
A0 ~ A12	<i>Address</i>	Row/column addresses are multiplexed on the same pins. Row address : RA0 ~ RA12, Column address : CA0 ~ CA9, CA11
BA0 ~ BA1	<i>Bank select address</i>	Selects bank to be activated during row address latch time. Selects bank for read/write during column address latch time.
RAS	<i>Row address strobe</i>	Latches row addresses on the positive going edge of the CLK with RAS low. Enables row access & precharge.
CAS	<i>Column address strobe</i>	Latches column addresses on the positive going edge of the CLK with CAS low. Enables column access.
WE	<i>Write enable</i>	Enables write operation and <u>row precharge</u> . Latches data in starting from CAS, WE active.
DQM0 ~ 7	<i>Data input/output mask</i>	Makes data output Hi-Z, tshz after the clock and masks the output. Blocks data input when DQM active. (Byte masking)
REGE	<i>Register enable</i>	The device operates in the transparent mode when REGE is low. When REGE is high, the device operates in the registered mode. In registered mode, the Address and control inputs are latched if CLK is held at a high or low logic level. the inputs are stored in the latch/flip-flop on the rising edge of CLK. REGE is tied to VDD through 10K ohm Resistor on PCB. So if REGE of module is floating, this module will be operated as registered mode.
DQ0 ~ 63	<i>Data input/output</i>	Data inputs/outputs are multiplexed on the same pins.
CB0 ~ 7	<i>Check bit</i>	Check bits for ECC.
VDD/Vss	<i>Power supply/ground</i>	Power and ground for the input buffers and the core logic.

FUNCTIONAL BLOCK DIAGRAM



STANDARD TIMING DIAGRAM WITH PLL & REGISTER (CL=2, BL=4)

***1. Register Input*****2. Register Output*****3. SDRAM**

[] : Don't care

DC CHARACTERISTICS

(Recommended operating condition unless otherwise noted, TA = 0 to 70°C)

Parameter	Symbol	Test Condition	Version		Unit	Note
			-7C	-7A		
Operating current (One bank active)	Icc1	Burst length =1 trc ≥ trc(min) Io = 0 mA	2840	2660	mA	1
Precharge standby current in power-down mode	Icc2P	CKE ≤ VIL(max), tcc = 10ns	422		mA	3
	Icc2PS	CKE & CLK ≤ VIL(max), tcc = ∞	74			
Precharge standby current in non power-down mode	Icc2N	CKE ≥ VIH(min), CS ≥ VIH(min), tcc = 10ns Input signals are changed one time during 20ns	1070		mA	3
	Icc2NS	CKE ≥ VIH(min), CLK ≤ VIL(max), tcc = ∞ Input signals are stable	362			
Active standby current in power-down mode	Icc3P	CKE ≤ VIL(max), tcc = 10ns	566		mA	3
	Icc3PS	CKE & CLK ≤ VIL(max), tcc = ∞	218			
Active standby current in non power-down mode	Icc3N	CKE ≥ VIH(min), CS ≥ VIH(min), tcc = 10ns Input signals are changed one time during 20ns	1430		mA	3
	Icc3NS	CKE ≥ VIH(min), CLK ≤ VIL(max), tcc = ∞ Input signals are stable	902		mA	3
Operating current (Burst mode)	Icc4	Io = 0mA Page Burst 4 Banks activated tccD=2CLK	3020	3020	mA	1
Refresh current	Icc5	trc ≥ trc(min)	5000	4640	mA	2
Self refresh current	Icc6	CKE ≤ 0.2V	458		mA	3

- Notes :**
1. Measured with outputs open.
 2. Refresh period is 64ms.
 3. Measured with 1 PLL & 3 Drive ICs.
 4. Unless otherwise noted, input swing level is CMOS(VIH/VIL=VDDQ/VSSQ)

AC CHARACTERISTICS (AC operating conditions unless otherwise noted)**REFER TO THE INDIVIDUAL COMPONENT, NOT THE WHOLE MODULE.**

Parameter		Symbol	-7C		-7A		Unit	Note
			Min	Max	Min	Max		
CLK cycle time	CAS latency=3	tcc	7.5	1000	7.5	1000	ns	1
	CAS latency=2		7.5		10			
CLK to valid output delay	CAS latency=3	tsAC		5.4		5.4	ns	1,2
	CAS latency=2			5.4		6		
Output data hold time	CAS latency=3	toH	3		3		ns	2
	CAS latency=2		3		3			
CLK high pulse width		tCH	2.5		2.5		ns	3
CLK low pulse width		tCL	2.5		2.5		ns	3
Input setup time		tSS	1.5		1.5		ns	3
Input hold time		tSH	0.8		0.8		ns	3
CLK to output in Low-Z		tSLZ	1		1		ns	2
CLK to output in Hi-Z	CAS latency=3	tSHZ		5.4		5.4	ns	
	CAS latency=2			5.4		6		

Notes : 1. Parameters depend on programmed CAS latency.


2. If clock rising time is longer than 1ns, $(tr/2-0.5)ns$ should be added to the parameter.

3. Assumed input rise and fall time ($tr & tf$) = 1ns.

If $tr & tf$ is longer than 1ns, transient time compensation should be considered,
i.e., $[(tr + tf)/2-1]ns$ should be added to the parameter.

PACKAGE DIMENSIONS

Units : Inches (Millimeters)



Tolerances : ± 0.005 (.13) unless otherwise specified

SDRAM Part No. : K4S510632D

- The used device is stacked 128Mx4 SDRAM
- Staktek's stacking technology is Samsung's stacking technology of choice

This module is based on JEDEC PC133 Specification

SERIAL PRESENCE DETECT INFORMATION

Byte #	Function described	Function Supported		Hex value		Note
		-7C	-7A	-7C	-7A	
35	Data signal input hold time		0.8ns		08h	
36~61	Superset information (maybe used in future)		-		00h	
62	SPD data revision code		JEDEC 2		02h	
63	Checksum for bytes 0 ~ 62		-	ECh	2Dh	
64	Manufacturer JEDEC ID code		Samsung		CEh	
65~71 Manufacturer JEDEC ID code		Samsung		00h	
72	Manufacturing location		Onyang Korea		01h	
73	Manufacturer part # (Memory module)		M		4Dh	
74	Manufacturer part # (DIMM Configuration)		3		33h	
75	Manufacturer part # (Data bits)		Blank		20h	
76 Manufacturer part # (Data bits)		9		39h	
77 Manufacturer part # (Data bits)		0		30h	
78	Manufacturer part # (Mode & operating voltage)		S		53h	
79	Manufacturer part # (Module depth)		2		32h	
80 Manufacturer part # (Module depth)		8		38h	
81	Manufacturer part # (Refresh, #of banks in Comp. & Inter-		5		35h	
82	Manufacturer part # (Composition component)		8		38h	
83	Manufacturer part # (Component revision)		D		44h	
84	Manufacturer part # (Package type)		T		54h	
85	Manufacturer part # (PCB revision & type)		1		31h	
86	Manufacturer part # (Hyphen)		" - "		2Dh	
87	Manufacturer part # (Power)		C		43h	
88	Manufacturer part # (Minimum cycle time)	7	7	37h	37h	
89	Manufacturer part # (Minimum cycle time)	C	A	43h	41h	
90	Manufacturer part # (TBD)		Blank		20h	
91	Manufacturer revision code (For PCB)		1		31h	
92 Manufacturer revision code (For component)		D-die (5th Gen.)		44h	
93	Manufacturing date (Year)		-	-	-	3
94	Manufacturing date (Week)		-	-	-	3
95~98	Assembly serial #		-	-	-	4
99~125	Manufacturer specific data (may be used in future)		Undefined		-	5
126	System frequency for 100MHz		100MHz		64h	
127	Intel Specification details		Detailed 100MHz Information		8Fh	
128+	Unused storage locations		Undefined		-	5

Note :

1. The row select address is excluded in counting the total # of addresses.
2. This value is based on the component specification.
3. These bytes are programmed by code of Date Week & Date Year with BCD format.
4. These bytes are programmed by Samsung's own Assembly Serial # system. All modules may have different unique serial #.
5. These bytes are Undefined and can be used for Samsung's own purpose.