


## 2 Mbit (128K x16) 3.0V Asynchronous SRAM

### FEATURES SUMMARY

- SUPPLY VOLTAGE: 2.7 to 3.3V
- 128K x 16 bits SRAM with OUTPUT ENABLE
- EQUAL CYCLE and ACCESS TIME: 55ns
- SINGLE BYTE READ/WRITE
- LOW STANDBY CURRENT
- LOW V<sub>CC</sub> DATA RETENTION: 1.5V
- TRI-STATE COMMON I/O
- AUTOMATIC POWER DOWN

Figure 1. Packages



**TABLE OF CONTENTS**


<b>SUMMARY DESCRIPTION . . . . .</b>	<b>3</b>
Figure 2. Logic Diagram . . . . .	3
Table 1. Signal Names . . . . .	3
Figure 3. TSOP Connections. . . . .	4
Figure 4. TFBGA Connections (Top view through package). . . . .	5
Figure 5. Block Diagram . . . . .	6
<b>MAXIMUM RATING . . . . .</b>	<b>6</b>
Table 2. Absolute Maximum Ratings. . . . .	6
<b>DC AND AC PARAMETERS . . . . .</b>	<b>7</b>
Table 3. Operating and AC Measurement Conditions. . . . .	7
Figure 6. AC Measurement I/O Waveform . . . . .	7
Figure 7. AC Measurement Load Circuit. . . . .	7
Table 4. Capacitance. . . . .	8
Table 5. DC Characteristics. . . . .	8
<b>OPERATION . . . . .</b>	<b>9</b>
Table 6. Operating Modes. . . . .	9
Read Mode . . . . .	9
Figure 8. Address Controlled, Read Mode AC Waveforms . . . . .	9
Figure 9. Chip Enable or Output Enable Controlled, Read Mode AC Waveforms. . . . .	10
Figure 10. Chip Enable or UB/LB Controlled, Standby Mode AC Waveforms . . . . .	10
Table 7. Read and Standby Mode AC Characteristics . . . . .	11
Write Mode . . . . .	12
Figure 11. Write Enable Controlled, Write AC Waveforms . . . . .	12
Figure 12. Chip Enable Controlled, Write AC Waveforms. . . . .	13
Figure 13. UB/LB Controlled, Write AC Waveforms . . . . .	13
Table 8. Write Mode AC Characteristics . . . . .	14
Figure 14. Low V <sub>CC</sub> Data Retention AC Waveforms. . . . .	15
Table 9. Low V <sub>CC</sub> Data Retention Characteristics. . . . .	15
<b>PACKAGE MECHANICAL . . . . .</b>	<b>16</b>
TSOP44 Type II - 44 lead Plastic Thin Small Outline Type II, Package Outline . . . . .	16
TSOP 44 Type II - 44 lead Plastic Thin Small Outline Type II, Package Mechanical Data. . . . .	16
TFBGA48 6x8mm - 6x8 active ball array, 0.75 mm pitch, Bottom View Package Outline. . . . .	17
TFBGA48 6x8mm - 6x8 active ball array, 0.75 mm pitch, Package Mechanical Data . . . . .	17
<b>PART NUMBERING . . . . .</b>	<b>18</b>
Table 12. Ordering Information Scheme . . . . .	18
<b>REVISION HISTORY . . . . .</b>	<b>19</b>
Table 13. Document Revision History . . . . .	19

**SUMMARY DESCRIPTION**

The M68AW128ML is a 2 Mbit (2,097,152 bit) CMOS SRAM, organized as 131,072 words by 16 bits. The device features fully static operation requiring no external clocks or timing strobes, with equal address access and cycle times. It requires a single 2.7 to 3.3V supply. This device has an au-

tomatic power-down feature, reducing the power consumption by over 99% when deselected.


The M68AW128ML is available in TFBGA48 (0.75 mm pitch) and in TSOP44 Type II packages.


**Figure 2. Logic Diagram****Table 1. Signal Names**

A0-A16	Address Inputs
DQ0-DQ15	Data Input/Output
$\bar{E}$	Chip Enable
$\bar{G}$	Output Enable
$\bar{W}$	Write Enable
$\bar{UB}$	Upper Byte Enable Input
$\bar{LB}$	Lower Byte Enable Input
V <sub>CC</sub>	Supply Voltage
V <sub>SS</sub>	Ground
NC	Not Connected Internally
DU	Don't Use as Internally Connected


## M68AW128ML

Figure 3. TSOP Connections



**Figure 4. TFBGA Connections (Top view through package)**

**Figure 5. Block Diagram**



### MAXIMUM RATING

Stressing the device above the rating listed in the Absolute Maximum Ratings table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not im-

plied. Exposure to Absolute Maximum Rating conditions for periods greater than 1 sec periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

**Table 2. Absolute Maximum Ratings**

Symbol	Parameter	Value	Unit
$I_O^{(1)}$	Output Current	20	mA
$P_D$	Power Dissipation	1	W
$T_A$	Ambient Operating Temperature	-55 to 125	°C
$T_{STG}$	Storage Temperature	-65 to 150	°C
$V_{CC}$	Supply Voltage	-0.5 to 4.6	V
$V_{IO}^{(2)}$	Input or Output Voltage	-0.5 to $V_{CC} + 0.5$	V

Note: 1. One output at time not to exceed 1 second duration.

2. Up to a maximum operating  $V_{CC}$  of 3.3V only.


## DC AND AC PARAMETERS

This section summarizes the operating and measurement conditions, as well as the DC and AC characteristics of the device. The parameters in the following DC and AC Characteristic tables are derived from tests performed under the Measurement Conditions listed in the relevant tables. Designers should check that the operating conditions in their projects match the measurement conditions when using the quoted parameters.


**Table 3. Operating and AC Measurement Conditions**

Parameter	M68AW128ML	
V <sub>CC</sub> Supply Voltage		2.7 to 3.3V
Ambient Operating Temperature	Range 1	0 to 70°C
	Range 6	-40 to 85°C
Load Capacitance (C <sub>L</sub> )		30pF
Output Circuit Protection Resistance (R <sub>1</sub> )		3.0kΩ
Load Resistance (R <sub>2</sub> )		3.1kΩ
Input Rise and Fall Times		1ns/V
Input Pulse Voltages		0 to V <sub>CC</sub>
Input and Output Timing Ref. Voltages		V <sub>CC</sub> /2
Output Transition Timing Ref. Voltages		V <sub>RL</sub> = 0.3V <sub>CC</sub> ; V <sub>RH</sub> = 0.7V <sub>CC</sub>

**Figure 6. AC Measurement I/O Waveform**



**Figure 7. AC Measurement Load Circuit**



## M68AW128ML

---

**Table 4. Capacitance**

Symbol	Parameter <sup>(1,2)</sup>	Test Condition	Min	Max	Unit
C <sub>IN</sub>	Input Capacitance on all pins (except DQ)	V <sub>IN</sub> = 0V		8	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0V		10	pF

Note: 1. Sampled only, not 100% tested.  
2. At T<sub>A</sub> = 25°C, f = 1 MHz, V<sub>CC</sub> = 3.0V.

**Table 5. DC Characteristics**

Symbol	Parameter	Test Condition	Min	Typ	Max	Unit
I <sub>CC1</sub> <sup>(1,2)</sup>	Operating Supply Current	V <sub>CC</sub> = 3.3V, f = 1/t <sub>AVAV</sub> , I <sub>OUT</sub> = 0mA	70ns			20 mA
			55ns			26 mA
I <sub>CC2</sub> <sup>(3)</sup>	Operating Supply Current	V <sub>CC</sub> = 3.3V, f = 1MHz, I <sub>OUT</sub> = 0mA			2	mA
I <sub>SB</sub>	Standby Supply Current CMOS	V <sub>CC</sub> = 3.3V, f = 0, Ē ≥ V <sub>CC</sub> - 0.2V or LB=UB ≥ V <sub>CC</sub> - 0.2V		5	10	µA
I <sub>LI</sub>	Input Leakage Current	0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	-1		1	µA
I <sub>LO</sub> <sup>(4)</sup>	Output Leakage Current	0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub>	-1		1	µA
V <sub>IH</sub>	Input High Voltage		2.2		V <sub>CC</sub> + 0.3	V
V <sub>IL</sub>	Input Low Voltage		-0.3		0.6	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -1.0mA	2.4			V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2.1mA			0.4	V

Note: 1. Average AC current, cycling at t<sub>AVAV</sub> minimum.  
2. Ē = V<sub>IL</sub>, LB OR/AND UB = V<sub>IL</sub>, V<sub>IN</sub> = V<sub>IL</sub> OR V<sub>IH</sub>.  
3. Ē ≤ 0.2V, LB OR/AND UB ≤ 0.2V, V<sub>IN</sub> ≤ 0.2V OR V<sub>IN</sub> ≥ V<sub>CC</sub> - 0.2V.  
4. Output disabled.

## OPERATION

The M68AW128ML has a Chip Enable power down feature which invokes an automatic standby mode whenever either Chip Enable is de-asserted ( $\bar{E}$  = High) or LB and UB are de-asserted (LB and UB = High). An Output Enable ( $\bar{G}$ ) signal provides

a high speed tri-state control, allowing fast read/write cycles to be achieved with the common I/O data bus. Operational modes are determined by device control inputs W,  $\bar{E}$ , LB and  $\bar{UB}$  as summarized in the Operating Modes table (see Table 6).

**Table 6. Operating Modes**

Operation	$\bar{E}$	$\bar{W}$	$\bar{G}$	$\bar{LB}$	$\bar{UB}$	DQ0-DQ7	DQ8-DQ15	Power
Deselected	$V_{IH}$	X	X	X	X	Hi-Z	Hi-Z	Standby (lSB)
Deselected	X	X	X	$V_{IH}$	$V_{IH}$	Hi-Z	Hi-Z	Standby (lSB)
Lower Byte Read	$V_{IL}$	$V_{IH}$	$V_{IL}$	$V_{IL}$	$V_{IH}$	Data Output	Hi-Z	Active (lcc)
Lower Byte Write	$V_{IL}$	$V_{IL}$	X	$V_{IL}$	$V_{IH}$	Data Input	Hi-Z	Active (lcc)
Output Disabled	$V_{IL}$	$V_{IH}$	$V_{IH}$	X	X	Hi-Z	Hi-Z	Active (lcc)
Upper Byte Read	$V_{IL}$	$V_{IH}$	$V_{IL}$	$V_{IH}$	$V_{IL}$	Hi-Z	Data Output	Active (lcc)
Upper Byte Write	$V_{IL}$	$V_{IL}$	X	$V_{IH}$	$V_{IL}$	Hi-Z	Data Input	Active (lcc)
Word Read	$V_{IL}$	$V_{IH}$	$V_{IL}$	$V_{IL}$	$V_{IL}$	Data Output	Data Output	Active (lcc)
Word Write	$V_{IL}$	$V_{IL}$	X	$V_{IL}$	$V_{IL}$	Data Input	Data Input	Active (lcc)


Note: 1. X =  $V_{IH}$  or  $V_{IL}$ .

## Read Mode

The M68AW128ML is in the Read mode whenever Write Enable (W) is High with Output Enable ( $\bar{G}$ ) Low, and Chip Enable ( $\bar{E}$ ) is asserted. This provides access to data from eight or sixteen, depending on the status of the signal  $\bar{UB}$  and  $\bar{LB}$ , of the 2,097,152 locations in the static memory array, specified by the 17 address inputs. Valid data will be available at the eight or sixteen output pins

within  $t_{AVQV}$  after the last stable address, providing  $\bar{G}$  is Low and  $\bar{E}$  is Low. If Chip Enable or Output Enable access times are not met, data access will be measured from the limiting parameter ( $t_{ELQV}$ ,  $t_{GLQV}$  or  $t_{BLQV}$ ) rather than the address. Data out may be indeterminate at  $t_{ELQX}$ ,  $t_{GLQX}$  and  $t_{BLQX}$  but data lines will always be valid at  $t_{AVQV}$ .


**Figure 8. Address Controlled, Read Mode AC Waveforms**



Note:  $\bar{E}$  = Low,  $\bar{G}$  = Low,  $\bar{W}$  = High,  $\bar{UB}$  = Low and/or  $\bar{LB}$  = Low.


## M68AW128ML

**Figure 9. Chip Enable or Output Enable Controlled, Read Mode AC Waveforms.**



Note: Write Enable (W) = High.

**Figure 10. Chip Enable or UB/LB Controlled, Standby Mode AC Waveforms**



**Table 7. Read and Standby Mode AC Characteristics**

Symbol	Parameter	M68AW128ML		Unit	
		55	70		
t <sub>AVAV</sub>	Read Cycle Time	Min	55	70	ns
t <sub>AVQV</sub>	Address Valid to Output Valid	Max	55	70	ns
t <sub>AHQX</sub> <sup>(1)</sup>	Data hold from address change	Min	5	5	ns
t <sub>BHQZ</sub> <sup>(2,3)</sup>	Upper/Lower Byte Enable High to Output Hi-Z	Max	20	25	ns
t <sub>BLQV</sub>	Upper/Lower Byte Enable Low to Output Valid	Max	55	70	ns
t <sub>BLQX</sub> <sup>(1)</sup>	Upper/Lower Byte Enable Low to Output Transition	Min	5	5	ns
t <sub>EHQZ</sub> <sup>(2,3)</sup>	Chip Enable High to Output Hi-Z	Max	20	25	ns
t <sub>ELQV</sub>	Chip Enable Low to Output Valid	Max	55	70	ns
t <sub>ELQX</sub> <sup>(1)</sup>	Chip Enable Low to Output Transition	Min	5	5	ns
t <sub>GHQZ</sub> <sup>(2,3)</sup>	Output Enable High to Output Hi-Z	Max	20	25	ns
t <sub>GLQV</sub>	Output Enable Low to Output Valid	Max	25	35	ns
t <sub>GLQX</sub> <sup>(2)</sup>	Output Enable Low to Output Transition	Min	5	5	ns
t <sub>PD</sub> <sup>(4)</sup>	Chip Enable or <u>UB/LB</u> High to Power Down	Max	0	0	ns
t <sub>PU</sub> <sup>(4)</sup>	Chip Enable or <u>UB/LB</u> Low to Power Up	Min	55	70	ns

Note: 1. Test conditions assume transition timing reference level = 0.3V<sub>CC</sub> or 0.7V<sub>CC</sub>.

2. At any given temperature and voltage condition, t<sub>GHQZ</sub> is less than t<sub>GLQX</sub>, t<sub>BHQZ</sub> is less than t<sub>BLQX</sub> and t<sub>EHQZ</sub> is less than t<sub>ELQX</sub> for any given device.
3. These parameters are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
4. Tested initially and after any design or process changes that may affect these parameters.


### Write Mode

The M68AW128ML is in the Write mode whenever the W and E are Low. Either the Chip Enable input (E) or the Write Enable input (W) must be deasserted during Address transitions for subsequent write cycles. When E (W) is Low, and UB or LB is Low, write cycle begins on the W ( $\bar{E}$ )'s falling edge. When  $\bar{E}$  and W are Low, and UB = LB = High, write cycle begins on the first falling edge of UB or LB. Therefore, address setup time is referenced to Write Enable, Chip Enable or UB/LB as tAVWL, tAVEL and tAVBL respectively, and is determined by the latter occurring edge.



The Write cycle can be terminated by the earlier rising edge of E, W or UB/LB.

If the Output is enabled ( $\bar{E}$  = Low,  $\bar{G}$  = Low,  $\bar{LB}$  or  $\bar{UB}$  = Low), then W will return the outputs to high impedance within  $t_{WLQZ}$  of its falling edge. Care must be taken to avoid bus contention in this type of operation. Data input must be valid for  $t_{DVWH}$  before the rising edge of Write Enable, or for  $t_{DVEH}$  before the rising edge of  $\bar{E}$ , or for  $t_{DVBH}$  before the rising edge of UB/LB whichever occurs first, and remain valid for  $t_{WHDX}$ ,  $t_{EHDX}$  and  $t_{BHDX}$  respectively.

**Figure 11. Write Enable Controlled, Write AC Waveforms**



Note: 1. During this period DQ0-DQ15 are in output state and input signals should not be applied.

**Figure 12. Chip Enable Controlled, Write AC Waveforms****Figure 13. UB/LB Controlled, Write AC Waveforms**


Note: 1. During this period DQ0-DQ15 are in output state and input signals should not be applied.

## M68AW128ML

**Table 8. Write Mode AC Characteristics**

Symbol	Parameter	M68AW128ML		Unit	
		55	70		
t <sub>AVAV</sub>	Write Cycle Time	Min	55	70	ns
t <sub>AVBH</sub>	Address Valid to LB, UB High	Min	45	60	ns
t <sub>AVBL</sub>	Address Valid to LB, UB Low	Min	0	0	ns
t <sub>AVEH</sub>	Address Valid to Chip Enable High	Min	45	60	ns
t <sub>AVEL</sub>	Address valid to Chip Enable Low	Min	0	0	ns
t <sub>AVWH</sub>	Address Valid to Write Enable High	Min	45	60	ns
t <sub>AVWL</sub>	Address Valid to Write Enable Low	Min	0	0	ns
t <sub>BHAX</sub>	LB, UB High to Address Transition	Min	0	0	ns
t <sub>BHDX</sub>	LB, UB High to Input Transition	Min	0	0	ns
t <sub>BLBH</sub>	LB, UB Low to LB, UB High	Min	45	60	ns
t <sub>BLEH</sub>	LB, UB Low to Chip Enable High	Min	45	60	ns
t <sub>BLWH</sub>	LB, UB Low to Write Enable High	Min	45	60	ns
t <sub>DVBH</sub>	Input Valid to LB, UB High	Min	25	30	ns
t <sub>DVEH</sub>	Input Valid to Chip Enable High	Min	25	30	ns
t <sub>DVWH</sub>	Input Valid to Write Enable High	Min	25	30	ns
t <sub>EHAX</sub>	Chip Enable High to Address Transition	Min	0	0	ns
t <sub>EHDX</sub>	Chip enable High to Input Transition	Min	0	0	ns
t <sub>ELBH</sub>	Chip Enable Low to LB, UB High	Min	45	60	ns
t <sub>ELEH</sub>	Chip Enable Low to Chip Enable High	Min	45	60	ns
t <sub>ELWH</sub>	Chip Enable Low to Write Enable High	Min	45	60	ns
t <sub>WHAX</sub>	Write Enable High to Address Transition	Min	0	0	ns
t <sub>WHDX</sub>	Write Enable High to Input Transition	Min	0	0	ns
t <sub>WHQX</sub> <sup>(1)</sup>	Write Enable High to Output Transition	Min	5	5	ns
t <sub>WLBH</sub>	Write Enable Low to LB, UB High	Min	45	60	ns
t <sub>WLEH</sub>	Write Enable Low to Chip Enable High	Min	45	60	ns
t <sub>WLQZ</sub> <sup>(1,2)</sup>	Write Enable Low to Output Hi-Z	Max	20	20	ns
t <sub>WLWH</sub>	Write Enable Low to Write Enable High	Min	45	60	ns

Note: 1. At any given temperature and voltage condition, t<sub>WLQZ</sub> is less than t<sub>WHQX</sub> for any given device.  
2. These parameters are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.


Figure 14. Low V<sub>CC</sub> Data Retention AC WaveformsTable 9. Low V<sub>CC</sub> Data Retention Characteristics

Symbol	Parameter	Test Condition	Min	Typ	Max	Unit
I <sub>CCDR</sub> <sup>(1)</sup>	Supply Current (Data Retention)	V <sub>CC</sub> = 1.5V, Ē ≥ V <sub>CC</sub> - 0.2V or UB̄ = LB̄ ≥ V <sub>CC</sub> - 0.2V, f = 0 <sup>(3)</sup>		4.5	9	µA
t <sub>CDR</sub> <sup>(1,2)</sup>	Chip Deselected to Data Retention Time		0			ns
t <sub>R</sub> <sup>(2)</sup>	Operation Recovery Time		t <sub>AVAV</sub>			ns
V <sub>DR</sub> <sup>(1)</sup>	Supply Voltage (Data Retention)	Ē ≥ V <sub>CC</sub> - 0.2V or UB̄ = LB̄ ≥ V <sub>CC</sub> - 0.2V, f = 0	1.5			V

Note: 1. All other Inputs at V<sub>IH</sub> ≥ V<sub>CC</sub> - 0.2V or V<sub>IL</sub> ≤ 0.2V.

2. Tested initially and after any design or process changes that may affect these parameters. t<sub>AVAV</sub> is Read cycle time.

3. No input may exceed V<sub>CC</sub> + 0.2V.


**PACKAGE MECHANICAL****Figure 15. TSOP44 Type II - 44 lead Plastic Thin Small Outline Type II, Package Outline**

Note: Drawing is not to scale.

**Table 10. TSOP 44 Type II - 44 lead Plastic Thin Small Outline Type II, Package Mechanical Data**

Symbol	millimeters			inches		
	Typ	Min	Max	Typ	Min	Max
A			1.200			0.0472
A1		0.050	0.150		0.0020	0.0059
A2		0.950	1.050		0.0374	0.0413
b	0.350			0.0138		
c		0.120	0.210		0.0047	0.0083
D	18.410	—	—	0.7248	—	—
e	0.800	—	—	0.0315	—	—
E	11.760	—	—	0.4630	—	—
E1	10.160	—	—	0.4000	—	—
L	0.500	0.400	0.600	0.0197	0.0157	0.0236
ZD	0.805	—	—	0.0317	—	—
$\alpha$		0°	5°		0°	5°
CP			0.100			0.0039
N	44			44		

Figure 16. TFBGA48 6x8mm - 6x8 active ball array, 0.75 mm pitch, Bottom View Package Outline



Note: Drawing is not to scale.

Table 11. TFBGA48 6x8mm - 6x8 active ball array, 0.75 mm pitch, Package Mechanical Data

Symbol	millimeters			inches		
	Typ	Min	Max	Typ	Min	Max
A			1.200			0.0472
A1		0.260			0.0102	
A2			0.900			0.0354
b		0.350	0.450		0.0138	0.0177
D	6.000	5.900	6.100	0.2362	0.2323	0.2402
D1	3.750	—	—	0.1476	—	—
ddd			0.100			0.0039
E	8.000	7.900	8.100	0.3150	0.3110	0.3189
E1	5.250	—	—	0.2067	—	—
e	0.750	—	—	0.0295	—	—
FD	1.125	—	—	0.0443	—	—
FE	1.375	—	—	0.0541	—	—
SD	0.375	—	—	0.0148	—	—
SE	0.375	—	—	0.0148	—	—

## M68AW128ML

---

### PART NUMBERING

**Table 12. Ordering Information Scheme**

Example:

**Device Type**

M68

**Mode**

A = Asynchronous

**Operating Voltage**

W = 2.7 to 3.3V

**Array Organization**

128 = 2 Mbit (128K x16)

**Option 1**

M = 1 Chip Enable; Write and Standby from UB and LB

**Option 2**

L = Low Leakage

**Speed Class**

55 = 55 ns

70 = 70 ns

**Package**

ND = TSOP 44 Type II

ZB = TFBGA48: 0.75 mm pitch


**Operative Temperature**

1 = 0 to 70 °C

6 = -40 to 85 °C

**Shipping**

T = Tape & Reel Packing



For a list of available options (Speed, Package, etc...) or for further information on any aspect of this device, please contact the STMicroelectronics Sales Office nearest to you.

**REVISION HISTORY****Table 13. Document Revision History**

Date	Version	Revision Details
July 2001	-01	First Issue
10-Dec-2001	-02	Document completely revised
18-Feb-2002	-03	Tables 6, 7, 8 and 9 clarified
25-Mar-2002	-04	Read and Standby Mode AC Characteristics table clarified (Table 7) Low V <sub>CC</sub> Data Retention Characteristics table clarified (Table 9)
17-May-2002	-05	V <sub>CC</sub> range changed to 2.7 to 3.3V

## **M68AW128ML**

---

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is registered trademark of STMicroelectronics  
All other names are the property of their respective owners.

© 2002 STMicroelectronics - All Rights Reserved

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta -  
Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States

[www.st.com](http://www.st.com)