

ASSP **Dual Serial Input** PLL Frequency Synthesizer(Small Package)

MB15F74UV

DESCRIPTION

The Fujitsu MB15F74UV is a serial input Phase Locked Loop (PLL) frequency synthesizer with a 4000MHz and a 2000MHz prescalers. A 64/65 or a 128/129 for the 4000MHz prescaler, and a 32/33 or a 64/65 for the 2000MHz prescaler can be selected for the prescaler that enables pulse swallow operation.

The latest BiCMOS process is used, as a result a supply current is typically 9.0mA typ. at 3.0V. The supply voltage range is from 2.7V to 3.6V. A refined charge pump supplies well-balanced output current with 1.5mA and 6mA selectable by serial data. The data format and the function as fast locking are same as the previous one MB15F74UL. The new package(BCC18) decreases a mount area of MB15F74UV about 50% comparing with the former BCC20(for dual PLL, MB15F74UL).

MB15F74UV is ideally suited for wireless mobile communications, such as W-CDMA.

FEATURES

- Very small package: BCC18 (2.4*2.7*0.45mm)
- High frequency operation: RF synthesizer : 4000MHz max IF synthesizer : 2000MHz max
- Low power supply voltage: Vcc = 2.7 to 3.6 V
- Ultra Low power supply current : Icc = 9.0 mA typ. (Vcc = 3.0V, Ta=25°C, SW=0 in RF, IF locking state)
- Direct power saving function : Power supply current in power saving mode
- Typ. 0.1 μA(Vcc=3.0V, Ta=25°C), Max. 10 μA(Vcc=3.0V) I yp. 0.1 μ A(Vcc=3.0V, Ta=25°C), Max. 10 μ A(Vcc=3.0V) • Dual modulus prescaler : 4000MHz prescaler(64/65 or 128/129) / 2000MHz prescaler(32/3 r 64) • Serial input 14-bit programmable reference divider: R = 3 to 16,383 • Serial input programmable divider consisting of: • Binary 7-bit swallow counter: 0 to 127 • Binary 11-bit programmable counter: 3 to 2,047 • On-chip phase comparator for fast lock and low points • On-chip phase control for phase comparator • Operating temperature: Ta = -40 to 85° C

- Operating temperature: Ta = -40 to 85°C
- Sireal data format compatible with MB15F74UL

18-pad, Plastic BCC (LCC-18P-M05)

PIN ASSIGNMENT



PIN DESCRIPTIONS

Pin No.	Pin name	I/O	Descriptions
1	GND	-	Ground for OSC input buffer and the shift registor circuit.
2	finı⊧	I	Prescaler input pin for the IF-PLL section. Connection to an external VCO should be AC coupling.
3	Xfinı⊧	I	Prescaler complimentary input for the IF-PLL section. This pin should be grounded via a capacitor.
4	GNDIF	-	Ground for the IF-PLL section.
5	VCCIF	-	Power supply voltage input pin for the IF-PLL section(except for the charge pump circuit), the shift register and the oscillator input buffer. When power is OFF, latched data of IF-PLL is lost.
6	Doif	0	Charge pump output for the IF-PLL section. Phase characteristics of the phase detector can be reversed by FC-bit.
7	PSIF	I	Power saving mode control for the IF-PLL section. This pin must be set at "L" Power-ON. (Open is prohibited.) $PS_{IF} =$ "H"; Normal mode $PS_{IF} =$ "L"; Power saving mode
8	LD/fout	0	Lock detect signal output(LD)/ phase comparator monitoring outut (fout). The output signal is selected by a LDS bit in a serial data. LDS bit = "1" ; outputs fout signal LDS bit = "0" ; outputs LD sihnal
9	PS _{RF}	I	Power saving mode control for the RF-PLL section. This pin must be set at "L" Power-ON. (Open is prohibited.) PSRF = "H"; Normal mode PSRF = "L"; Power saving mode
10	Dorf	0	Charge pump output for the RF-PLL section. Phase characteristics of the phase detector can be reversed by FC-bit.
11	VCCRF	-	Power supply voltage input pin for the RF-PLL section(except for the charge pump circuit).
12	GNDRF	-	Ground for the RF-PLL section.
13	Xfinrf	I	Prescaler complimentary input for the RF-PLL section. This pin should be grounded via a capacitor.
14	finrf	I	Prescaler input pin for the RF-PLL. Connction to an external VCO should be AC coupling.
15	LE	I	Load enable signal input (with the schmitt trigger circuit.) When LE is set "H", data in the shift register is transferred to the corre- sponding latch according to the control bit in a serial data.
16	Data	Ι	Serial data input (with the schmitt trigger circuit.) A data is transferred to the corresponding latch (IF-ref counter, IF-prog. counter, RF-ref. counter, RF-prog. counter) according to the control bit in a serial data.
17	Clock	I	Clock input for the 23-bit shift register (with the schmitt trigger circuit.) One bit data is shifted into the shift register on a rising edge of the clock.
18	OSCIN	I	The programmable reference divider input. TCXO should be connected with a AC coupling capacitor.

MB15F74UV

Aug. 2003 Edition 0.2

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Unit	Remark
Power supply voltage	Vcc	-0.5 to +4.0	V	
Input voltage	Vi	–0.5 to Vcc +0.5	V	
	Vo	GND to Vcc	V	LD/fout
Oulput voltage	Vdo	GND to Vcc	V	Do
Storage temperature	Tstg	-55 to +125	°C	

Note: Permanent device damage may occur if the above **Absolute Maximum Ratings** are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol		Value		Unit	Remark		
Falameter	Symbol	Min.	Тур.	Max.	Onic	Kennark		
Power supply voltage	Vcc	2.7	3.0	3.6	V	$V_{CCRF} = V_{CCIF}$		
Input voltage	Vı	GND	-	Vcc	V			
Operating temperature	Ta	-40	_	+85	°C			

Handling Precautions

(1) VCCRF and, VCCIF must supply equal voltage.

Even if either RF-PLL or IF-PLL is not used, power must be supplied to both VccRF and VccIF to keep them equal. It is recommended that the non-use PLL is controlled by power saving function.

(2) To protect against damage by electrostatic discharge, note the following handling precautions: -Store and transport devices in conductive containers.

-Use properly grounded workstations, tools, and equipment.

-Turn off power before inserting or removing this device into or from a socket.

-Protect leads with conductive sheet, when transporting a board mounted device.

ELECTRICAL CHARACTERISTICS

$(V_{CC} = 2.7 \text{ to } 3.6 \text{ V}, \text{ Ta} = -40 \text{ to } +85^{\circ}\text{C})$
--

Baramatar		Symbol	Condition		Value		Unit
Parameter		Зушрог	Condition	Min.	Тур.	Max.	Unit
Dower oupply ou	rroot*1	ICCIF	finı⊧=2000MHz Vccı⊧=3.0V	2.1	2.5	3.2	mA
Power supply cu	nent	ICCRF	finrf=2500MHz Vccrf=3.0V	5.7	6.5	8.4	mA
Dower poving our	root*9	PSIF	PSIF=PSRF= "L"	-	0.1*2	10	μA
Power saving cur	ient [°]	IPSRF	PSIF=PSRF= "L"	-	0.1 ^{*2}	10	μΑ
	fin⊧⁵³	finı⊧	IF PLL	200	_	2000	MHz
Operating frequency	fin _{RF^{*3}}	finrf	RF PLL	2000	_	4000	MHz
	OSCIN	fosc	-	3	_	40	MHz
	finı⊧	Pfinı⊧	IF PLL, 50 Ω system	-15	_	+2	dBm
Input sensitivity	finrf	Pfinrf	RF PLL, 50 Ω system	-10	_	+2	dBm
	OSCIN	Vosc	-	0.5	_	1.5	Vp-p
"H" level Input voltage	Data,	Vін	Schmitt trigger input	Vcc × 0.7+0.4	_	-	V
"L" level Input voltage	LE	VIL	Schmitt trigger input	_	_	Vcc× 0.3-0.4	v
"H" level Input voltage	PS	Vін	_	Vcc× 0.7	_	_	V
"L" level Input voltage	FO	VIL	_	-	_	Vcc× 0.3	v
"H" level Input current	Data,	IIH ^{*4}	_	-1.0	_	+1.0	•
"L" level Input current	LE, PS	Iı∟*4	_	-1.0	_	+1.0	μA
"H" level output voltage	LD/fout	Vон	Vcc=2.7V, Іон=–1mA	Vcc – 0.4	_	_	V
"L" level output voltage		Vol	Vcc=2.7V, Io∟=1mA	-	_	0.4	
"H" level output voltage	Doif	Vdoh	Vcc=2.7V, Іоон=-0.5mA	Vcc – 0.4	_	_	V
"L" level output voltage		Vdol	Vcc=2.7V, Idol=0.5mA	_	_	0.4	
High impedance Dolf cutoff current Dorf		IOFF	Vcc=2.7V, Voff=0.5V to Vp=0.5V	-	_	2.5	nA
"H"level Output current	L D/fout	І он ^{*4}	Vcc = 2.7V	-	_	-1.0	m۸
"L" level Output current			Vcc = 2.7V	1.0	_	-	mA

(Continued)

Paramotor		Symbol	Condi	tion		Unit		
Falameter		Symbol	Cond		Min.	Тур.	Max.	Unit
		*4	Vcc=2.7 V	CS bit ="1"	-8.2	-6.0	-4.1	
"H"level Output current	Do тх*8	IDOH 4	VDOH=Vcc /2 Ta= 25°C	CS bit ="0"	-2.2	-1.5	-0.8	mΔ
"I " lovel Output curren	Dorx	I	Vcc=2.7 V	CS bit ="1"	4.1	6.0	8.2	
		IDOL	$Ta = 25^{\circ}C$	CS bit ="0"	0.8	1.5	2.2	
	IDOL/IDOH	IDOMT ^{*5}	VDO=Vcc/2		_	3	_	%
Charge pump	vs Vdo	DOVD ^{*6}	0.5V <u><</u> Vdo <u><</u> V	/cc-0.5V	_	10	_	%
current rate	vs Ta	Idota ^{*7}	-40°C <u><</u> Ta <u><</u> 8 V _{DO} =V _{CC} /2	85 °C,	_	5	_	%

 $(V_{CC} = 2.4 \text{ to } 3.6 \text{ V}, \text{ Ta} = -40 \text{ to } +85^{\circ}\text{C})$

*1: Conditions; fosc=12.8MHz, Ta = 25°C, SW="L" in locking state.

*2: Vcc=2.7V, fosc=12.8MHz, Ta = 25°C, in power saving mode.

*3: AC coupling. 1000pF capacitor is connected under the condition of min. operating frequency.

- *4: The symbol "-"(minus) means direction of current flow.
- *5: Vcc=3.0V, Ta=25°C ($||I_3| |I_4||$) / [($|I_3| + |I_4|$)/2] x 100(%)
- *6: Vcc=3.0V, Ta=25°C [(||I₂| |I₁||) /2] / [(|I₁| + |I₂|)/2] x 100(%) (Applied to each IDOL, IDOH)

*7: Vcc=3.0V, [(||I_{DO(85C)}| - |I_{DO(-40C)}||) /2] / [(|I_{DO(85C)}| + |I_{DO(-40C)}|) /2] x 100(%) (Applied to each I_{DOL}, I_{DOH})

- *8: When Charge pump current is measured, set LDS="0", T1="0" and T2="1".
- *9: PSIF=PSRF=GND (VIL=GND and VIH=Vcc for Clock, Data, LE)



FUNCTIONAL DESCRIPTIONS

The divide ratio can be calculated using the following equation:

 $f_{VCO} = \{(P \times N) + A\} \times f_{OSC} \div R$

fvco: Output frequency of external voltage controlled oscillator (VCO)

- P: Preset divide ratio of dual modulus prescaler (32 or 64 for IF-PLL, 64 or 128 for RF-PLL)
- N: Preset divide ratio of binary 11-bit programmable counter (3 to 2,047)
- A: Preset divide ratio of binary 7-bit swallow counter ($0 \le A \le 127$, condition; A < N)
- fosc: Reference oscillation frequency
- R: Preset divide ratio of binary 14-bit programmable reference counter (3 to 16,383)

Serial Data Input

Serial data is entered using three pins, Data pin, Clock pin, and LE pin. Programmable dividers of IF/RF-PLL sections, programmable reference dividers of IF/RF-PLL sections are controlled individually. Serial data of binary data is entered through Data pin.

On a rising edge of clock, one bit of serial data is transferred into the shift register. On a rising edge of load enable signal, the data stored in the shift register is transferred to one of latch of them depending upon the control bit data setting.

Con	trol bit	Destination of sorial data
CN1	CN2	Destination of serial data
0	0	The programmable reference counter for the IF-PLL.
1	0	The programmable reference counter for the RF-PLL.
0	1	The programmable counter and the swallow counter for the IF-PLL
1	1	The programmable counter and the swallow counter for the RF-PLL

Table1. Control Bit

Shift Register Configuration

.SB	iB															MS							
ł		Data Flow																					
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	
с	С	т	т	R	R	R	R	R	R	R	R	R	R	R	R	R	R	с	x	x	x	x	
Ν	Ν	1	2	1	2	3	4	5	6	7	8	9	10	11	12	13	14	S					
1	2																						
																						<u> </u>	
	CN	1, 2		: Co	ntrol	bit														[Tab	[Table. 1]		
	R1	to R	14	: Div	ide ra	atio s	etting) bits	for th	ne pro	ogran	nmab	le ref	eren	ce co	unter	[.] (3 to	o 16,3	383)	[Tab	ole. 2]	
	T1,	2		: LD/	fout	outpu	it set	ting b	oit											[Tab	ole. 3]	
	CS	CS : Charge pump current select bit											[Tab	ole. 8]								
X : Dummy bits(Set "0" or "1")																							

	Programmable Counter																					
LSB ↓		Data Flow ──►															MSB ↓					
1	2	3	3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20													20	21	22	23			
С	С	L	s	F	А	А	А	А	А	А	А	Ν	Ν	N	Ν	Ν	Ν	Ν	Ν	Ν	Ν	Ν
Ν	Ν	D W C 1 2 3 4 5 6 7 1 2 3 4 5 6 7 1 2 3 4 5 6 7 8 9													10	11						
1	2	S	IF/RF	IF/RF																		
	CN1, 2 : Control bit [Ta N1 to N11 : Divide ratio setting bits for the programmable counter (3 to 2,047) [Ta A1 to A7 : Divide ratio setting bits for the programmable counter (0 to 127) [Ta SWIF/RF : Divide ratio setting bits for the prescaler (32/33 or 64/65 for the SWIF, 64/65 or 128/129 for the SWRF) [Ta FCIF/RF : Phase control bit for the phase detector(IF : FCIF, RF : FCRF) [Ta LDS : LD/fout signal select bit [Ta NOTE: Data input with MSP first [Ta													[Tab [Tab [Tab [Tab [Tab [Tab	le. 1] le. 4] le. 5] le. 6] le. 7] le. 3]							

Table2. Binary 14-bit Programmable Reference Counter Data Setting

Divide ratio (R)	R 14	R 13	R 12	R 11	R 10	R 9	R 8	R 7	R 6	R 5	R 4	R 3	R 2	R 1
3	0	0	0	0	0	0	0	0	0	0	0	0	1	1
4	0	0	0	0	0	0	0	0	0	0	0	1	0	0
•	•	•	•	•	•	•	•		•		•		•	•
16383	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Note: • Divide ratio less than 3 is prohibited.

Table.3 LD/fout output Selectable Bit Setting

LD/fout	pin state	LDS	T1	T2			
		0	0	0			
LD o	utput	0	1	0			
		0	0 1 0 0 1 1 1				
	frı⊧	1	0	0			
fout	fr rf	1	1	0			
output	fpıғ	1	0	1			
	fprf	1	1	1			

Divide ratio (N)	N 11	N 10	N 9	N 8	N 7	N 6	N 5	N 4	N 3	N 2	N 1
3	0	0	0	0	0	0	0	0	0	1	1
4	0	0	0	0	0	0	0	0	1	0	0
•	•	•	•	•	•	•	•	•	•	•	
2047	1	1	1	1	1	1	1	1	1	1	1

Table.4 Binary 11-bit Programmable Counter Data Setting

Note: • Divide ratio less than 3 is prohibited.

Table.5 Binary 7-bit Swallow Counter Data Setting

Divide ratio (N)	A 7	A 6	A 5	A 4	A 3	A 2	A 1
0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	1
•		•	•				
127	1	1	1	1	1	1	1

Note: • Divide ratio (A) range = 0 to 127

Table. 6 Prescaler Data Setting

		SW = "1"	SW = "0"
Prescaler	IF-PLL	32/33	64/65
divide ratio	RF-PLL	64/65	128/129

Table. 7 Phase Comparator Phase Switching Data Setting

	FCIF,RF = 1	FCIF,RF = 0				
	DO IF,RF					
fr > fp	Н	L				
fr = fp	Z	Z				
fr < fp	L	Н				
VCO polarity	1	2				

Note: • Z = High-impedance

• Depending upon the VCO and LPF polarity, FC bit should be set.



Table. 8 Charge Pump Current Setting

CS	Current value
1	<u>+</u> 6.0 mA
0	<u>+</u> 1.5 mA

4. Power Saving Mode (Intermittent Mode Control Circuit)

Table 9. PS Pin Setting

PS pin	Status			
Н	Normal mode			
L	Power saving mode			

The intermittent mode control circuit reduces the PLL power consumption.

By setting the PS pin low, the device enters into the power saving mode, reducing the current consumption. See the Electrical Characteristics chart for the specific value.

The phase detector output, Do, becomes high impedance.

For the single PLL, the lock detector, LD, remains high, indicating a locked condition.

For the dual PLL, the lock detector, LD, is as shown in the LD Output Logic table.

Setting the PS pin high, releases the power saving mode, and the device works normally.

The intermittent mode control circuit also ensures a smooth startup when the device returns to normal operation. When the PLL is returned to normal operation, the phase comparator output signal is unpredictable. This is because of the unknown relationship between the comparison frequency (fp) and the reference frequency (fr) which can cause a major change in the comparator output, resulting in a VCO frequency jump and an increase in lockup time.

To prevent a major VCO frequency jump, the intermittent mode control circuit limits the magnitude of the error signal from the phase detector when it returns to normal operation.

Note: When power (Vcc) is first applied, the device must be in standby mode.

MB15F74UV

Note: • PS pin must be set at "L" for Power ON.



SERIAL DATA INPUT TIMING



Parameter	Min.	Тур.	Max.	Unit	Parameter	Min.	Тур.	Max.	Unit
t1	20	-	-	ns	t5	100	Ι	-	ns
t2	20	Ι	_	ns	t6	20	-	_	ns
t3	30	Ι	_	ns	t7	100	-	_	ns
t4	30	_	_	ns					

Note: LE should be "L" when the data is transferred into the shift register.

PHASE DETECTOR OUTPUT WAVEFORM



Note: • Phase error detection range = -2π to $+2\pi$

- Pulses on DOIF/RF signals are output to prevent dead zone.
- LD output becomes low when phase error is two or more.
- LD output becomes high when phase error is twL or less and continues to be so for three cycles or more.
- twu and twL depend on OSCin input frequency as follows.
 twu ≥ 2/fosc: i.e. twu ≥ 156.3ns when foscin = 12.8 MHz
 twL ≤ 4/fosc: i.e. twL ≤ 312.5ns when foscin = 12.8 MHz

Aug.	20	00	3
Editio	on	0.	.2

■ TEST CIRCUIT (for Measuring Input Sensitivity fin/OSCin)



MB15F74UV

APPLICATION EXAMPLE



PACKAGE DIMENSION

