

General Description

The R80515 is a fast, single-chip, 8-bit microcontroller that executes all ASM51 instructions. It has the same instruction set as the 80C31, but executes operations an average of 8 times faster.

The R80515 provides software and hardware interrupts, extra timer features, power management, and Infinion peripherals support. On-chip debugging is an option.

The microcode-free, strictly synchronous design was developed for reuse in ASICs and FPGAs.


Features

- Single clock per machine cycle
- Reduced instruction cycle time up to 12 times
- 8-bit Control Unit
- 8-bit Arithmetic-Logic Unit
- Multiplication/Division Unit
 - 16 x 16-bit multiplication and division; 32 / 16-bit division
- Four 8-bit Input/Output ports
- Alternate port functions such as external interrupts & serial interface are separated, providing extra port pins when compared with the standard 8051
- Three 16-bit Timer/Counters
- Compare/Capture Unit
- Two Serial Peripheral Interfaces in full duplex mode
- Four priority/thirteen sources Interrupt Controller
- 15-bit Programmable Watchdog Timer
- Internal Data Memory interface can address up to 256 bytes of Read/Write Data Memory Space
- External Memory interface
 - Can address up to 64 K bytes of External Program Memory Space
 - Can address up to 64K bytes of External Data Memory Space
 - De-multiplexed address/data bus to allow easy connection to memories
 - Variable length MOVX to access fast/slow RAM or peripherals
 - Variable length code fetch and MOVC to access fast/slow program memory
 - Dual data pointer for fast data block transfers
- Special Function Registers interface: serves up to 74 external registers
- Power Management Unit
- Optional JTAG debugging

Applications

- Embedded microcontroller systems
- Data computation and transfer
- Communication systems
- Professional audio and video

Symbol




Pin Description

Name	Type	Polarity/ Bus Size	Description
port0i port0o	In Out	8 8	Port 0 8-bit bi-directional I/O port with separated inputs and outputs
port1i port1o	In Out	8 8	Port 1 8-bit bi-directional I/O port with separated inputs and outputs
port2i port2o	In Out	8 8	Port 2 8-bit bi-directional I/O port with separated inputs and outputs
port3i port3o	In Out	8 8	Port 3 8-bit bi-directional I/O port with separated inputs and outputs
clk	In	Rising	Clock A pulse for internal clock counters and all synchronous circuits
reset	In	High	Hardware reset Resets the device when this pin is held high for two clock cycles while the oscillator is running
clkcpu	In	Rising	Engine clock A pulse for internal circuits that are stopped when the R80515 is in the IDLE or STOP mode
clkcpuo	Out	Rising	Engine clock output Is the gated clk clock. clkcpuo stays low when the R80515 enters into IDLE or STOP mode. The clkcpuo is dedicated to off-core connection to the clkcpu input
clkper	In	Rising	Peripheral clock A pulse for internal circuits that are stopped when the R80515 is in STOP mode
clkpero	Out	Rising	Peripheral clock output is the gated clk clock. clkpero stays low when the R80515 enters into STOP mode. The clkpero is dedicated to off-core connection to the clkper input

Name	Type	Polarity/ Bus Size	Description
swd	In	High	Start Watchdog Timer A high on this pin during reset starts the watchdog timer immediately after reset is released
into	In	Low/Falling	External Interrupts External interrupt 0 External interrupt 1 External interrupt 2 External interrupt 3 External interrupt 4 External interrupt 5 External interrupt 6
int1	In	Low/Falling	
int2	In	Fall./Rising	
int3	In	Fall./Rising	
int4	In	Rising	
int5	In	Rising	
int6	In	Rising	
cco	In	High	Compare/Capture Compare/Capture 0 Compare/Capture 1 Compare/Capture 2 Compare/Capture 3
cc1	In	High	
cc2	In	High	
cc3	In	High	
rx0i	In	-	Serial 0 interface Serial 0 receive data Serial 0 transmit data Serial 0 transmit data or receive clock in mode 0
rx0o	Out	-	
tx0	Out	-	
rx1i	In	-	Serial 1 interface Serial 1 receive data Serial 1 transmit data
rx1o	Out	-	
t0	In	Falling	Timer inputs Timer 0 external input Timer 1 external input Timer 2 external input Timer 2 capture trigger
t1	In	Falling	
t2	In	Falling	
t2ex	In	Falling	
memdatai	In	8	External Memory interface Memory data input Memory data output Memory address Program store write enable Program store read enable Data Memory write enable Data Memory read enable
memdatao	Out	8	
memaddr	Out	16	
mempswr	Out	High	
memp srd	Out	High	
memwr	Out	High	
memrd	Out	High	
ramdatai	In	8	Internal Data Memory interface Data bus input Data bus output Data file address Data file write enable Data file output enable
ramdatao	Out	8	
ramaddr	Out	8	
ramwe	Out	High	
ramoe	Out	High	

Name	Type	Polarity/ Bus Size	Description
			External Special Function Registers interface
sfrdatai	I	8	SFR data bus input
sfrdatao	O	8	SFR data bus output
sfraddr	O	7	SFR address
sfrwe	O	High	SFR write enable
sfro	O	High	SFR output enable

Block Diagram



Verification Methods

The R80515 core's functionality was verified by means of a proprietary hardware modeler. The same stimulus was applied to a hardware model that contained the original Intel 80C31 and Siemens SAB80C537 chips, and the results were compared with the core's simulation outputs.

Device Utilization & Performance

Supported Family	Device Tested	Utilization			Performance F _{max}
		LEs	Memory	Memory bits	
Cyclone	EP1C4-6	3696	3 M4K	10,240	38 MHz
Stratix	EP1S10-5	3726	3 M4K	10,752	39 MHz
Stratix-II	EP2S5-3	3115	3 M4K	10,752	51 MHz

Notes:

1. Optimized for speed
2. Implemented with 256 bytes of RAM and 1KB of ROM

Deliverables

- VHDL or Verilog HDL source code
- Post-synthesis EDIF netlist (netlist license)
- Testbench (self-checking)
- Vectors for testing the core
- Place & route scripts (netlist license)
- Simulation script
- Synthesis script
- Documentation

Contact Information

CAST, Inc.
 11 Stonewall Court
 Woodcliff Lake, New Jersey 07677 USA
 Phone: +1 201-391-8300
 Fax: +1 201-391-8694
 E-Mail: info@cast-inc.com
 URL: www.cast-inc.com



This megafunction developed by the processor experts at Evatronix SA

Copyright © CAST, Inc. 2004, All Rights Reserved. Contents subject to change without notice