8. Sep, 1998 ML63326

PRELIMINARY

OKI Semiconductor

ML63326

4-Bit Microcontroller with built-in Voice Synthesis and 1024-Dot LCD Drivers

GENERAL DESCRIPTION

The ML63326 is a low power 4-bit microcontroller which incorporates the OKI original CPU core nX-4/250 and provides a minimum instruction execution time of $1\mu s$ (@2MHz).

It contains 24K-word program memory, 1536-nibble data memory, 4-bit input port, four 4-bit output ports, five 4-bit and 2-bit input-output ports, shift register, LCD driver for up to 1024 segments, and voice synthesis, including 1 megabit mask ROM for speech data, a 12-bit D/A converter and low-pass filter internally. Speech ROM size can be expanded externally with further 4 megabits. The ML63326 is suitable for applications such as games, toys, clocks etc. which use an LCD display and voice synthesis.

FEATURES

• Rich instruction set

439 instructions

Transfer, rotate, increment, decrement, arithmetic operations, comparison, logic operations, mask operations, bit operations, ROM table reference, external memory transfer, stack operations, flag operations, branch, conditional branch, call/return, control.

• Rich selection of addressing modes

Indirect addressing of four data memory types, with current bank register, extra bank register, HL register and XY register.

Data memory bank internal direct addressing mode.

• Processing speed

	nstructions executed in one machine cycle. 61μs (@32.768kHz system clock) 1μs (@2MHz system clock: 1/2 of high-speed clock)
Clock generation circuit	
Low-speed clock:	32.768kHz crystal oscillator, or 32kHz \pm 40% (@1M Ω \pm 10%), RC oscillator (by mask option)
High-speed clock:	4MHz (max.) crystal oscillator, or 2MHz $\pm 40\%$ (@20k $\Omega \pm 5\%$) RC oscillator (by software selection)
 Program memory space 	
24K words Basic instruction length is 16 bits / 1 word	
Data memory space 1536 nibbles	
External data memory space 64kbyte (expandable)	
Stack level	
Call stack level Register stack level	16 levels 16 levels

• I/O ports	
	bull-up resistance/ input with pull-down resistor / high-impedance input nel open drain output / N-channel open drain output / CMOS output / t
Input-output ports: Selectable as in impedance input	put with pull-up resistance / input with pull-down resistance / high-
Selectable as P output / high-imp	-channel open drain output / N-channel open drain output / CMOS
	herals that use a different power supply than this device uses.
Number of ports:	
Input ports	: 1 port \times 4 bits
Output port	: $4 \text{ ports} \times 4 \text{ its}$
Input-output port Voice synthesis 	: 5 ports \times 4 bits and 1 port \times 2 bits
Algorithm	: 4-bit ADPCM / Oki non-linear 8-bit PCM / 8-bit PCM
Voice synthesis data memory:	
Internal ROM	: 1 Mbit mask ROM (128k bytes)
External ROM Sampling frequencies (at clock frequ	: 4 Mbit ROM (512k bytes max.)
4.0kHz, 5.3kHz, 6.4kHz, 8.0kHz, 1	
12-bit D/A converter	
Low-pass filter	
 Melody output function 	
	sis portion, the other is in microcontoroller portion)
MD, MDB output ports are selected f	rom two systems tion can put out to AOUT/AOUTB output ports
LCD driver	
Number of segments	: 1024 Max. (64SEG × 16COM)
1/1 to 1/16 duty	
1/4 or 1/5 bias (regulator built-in)	
	de/ power down mode/ normal display mode
Adjustable contrast Reset function 	
Reset through RESET pin	
Power-on reset	
Reset to low-speed oscillation halt	
Battery check	
Low-voltage supply check	
Criterion voltage	: Can be selected as 2.40 \pm 0.20V
Timers and Counters	
8-bit timer × 4 Selectable to auto-reload mode/ ca Watchdog timer × 1 100Hz timer × 1	apture mode/ clock frequency measurement mode
15-bit time-base counter \times 1	
1, 2, 4, 8, 16, 32, 64, and 128Hz sig	gnals can be read

8.Sep,1998 ML63326

PRELIMINARY

 Shift register Shift clock Data length Interrupt sources External interrupt Internal interrupt 	 1 × or 1/2 × system clock, external clock 8 bits 3 12 (watchdog timer × 1, time base × 4, 100Hz timer × 1, timer × 4, shift-register x 1, melody × 1), (watchdog timer interrupt is a nonmaskable interrupt)
Operating voltage	
+2.0 to 5.5V	
Package Chip	· (Draduct name · MI 62226 · vov)
Chip	: (Product name : ML63326 - xxx) xxx indicates a code number.
Chip size	: TBA
Chip thickness	: 350 μm (typ.)
Fig.1 shows PAD layout image. Minimum pad pitch Bonding pad size Pad size	: xxx μm (a) : 100μm × 100μm (b × c) : 110μm × 110μm (d × e)
d b	

Fig.1 PAD layout

BLOCK DIAGRAM

An asterisk (*) indicates the port secondary function. \Box indicates that the power is supplied to the circuits corresponding to the signal names inside \Box from V_{DDI} (power supply for interface).

