

# CCIR601 Video Lowpass Filter with Optional Sinx/x Correction

#### GENERAL DESCRIPTION

The ML6424 is a monolithic BiCMOS Video Lowpass Filter IC, incorporating a 5th order Elliptic (Cauer) lowpass filter, a third order allpass filter, and a  $75\Omega$  coax cable driver. The ML6425 additionally provides sinx/x amplitude correction. These active lowpass filters are available with a 2.75MHz (-2) or a 5.50MHz (-1) cutoff frequency.

The input signal can be either AC or DC coupled under the control of the MODE pin. In the DC coupled case, a control pin (RANGE) is provided to allow the inputs to swing down to ground. Internal self clamping is provided for AC coupled signals.


The ML6424 and ML6425 are powered by a single 5V supply, and can drive  $1V_{PP}$  into  $75\Omega$  (0.5V to 1.5V), or  $2V_{PP}$  into  $150\Omega$  (0.5 to 2.5V). The maximum output swing from 0.5V to 2.5V allows easy interface to the ML6400 family of A/D converters.

#### **FEATURES**

- External or internal input clamping with pulse output for synchronous clamping of multiple filters
- Frequency tunable with R<sub>FXT</sub>: ±10%
- ±0.25dB ripple
- >40dB attenuation at f > 1.45 x f<sub>C</sub> (w/o sinx/x)
- >35dB attenuation at f > 1.45 x f<sub>C</sub> (with sinx/x)
- -12dB attenuation at  $f = 1.23 \text{ x f}_{C}$
- Group delay distortion: ±20ns up to 0.9 x f<sub>C</sub>
- <1% peak overshoot and ringing on 2T test pulse
- 0.5% diff. gain and 0.5 diff. phase typical
- THD <1% at 3.58 or 4.43MHz
- Programmable input-output gain of 1x or 2x
- 5V ±5% operation

\*Some packages Are Obsolete


#### **BLOCK DIAGRAM**



	ML6424-1	ML6424-2	ML6425-1	ML6425-2
Bandwidth	5.50MHz	2.75MHz	5.50MHz	2.75MHz
Sinx/x	No	No	Yes	Yes

# **PIN CONFIGURATION**

Package: S16W 16-Pin SOIC



# **PIN DESCRIPTION**

Pin #	Name	Description	Pin #	Name	Description
1,3, 5,11 2,10, 14	V <sub>CC</sub>	Positive supply voltages (4.75V to 5.25V).  Ground voltages.	12	MODE	Input coupling mode control pin. When MODE is low, U/V signal can be applied through an external ac coupling capacitor to V <sub>IN</sub> P. When MODE is high, Y signal can be applied through an external AC coupling
4	PULSE I/O	U/V clamp switch control input/output pin. When MODE is low, U/V clamp control pulse can be applied to this input pin. When MODE is high, the internal circuit generates a U/V clamp control signal to produce an output pulse at this pin. When MODE is			capacitor to V <sub>IN</sub> P. In this case, an internal circuitry clamps the sinc tip of the video input signal. When MODE is set to mid supply or left floating, input signal can be directly applied to the input without an AC coupling capacitor.
		floating, do not apply any voltage to this pin since it is internally tied low in this case. (See table below)	13	GAIN	Three state gain control pin. GAIN tied low sets the input amplifier gain to 3/4 (0.75) and the output amplifier gain to 4/3 (1.333). When GAIN is tied high,
6,7	V <sub>IN</sub> P, V <sub>IN</sub> M	Input to the filter. The input voltage for the filter is applied to $V_{IN}$ P pin with respect to $V_{IN}$ M pin which is grounded. (With no connection to MODE pin, input signal range should be from $V_{IN} = 0.5V$ to 1.5V when RANGE = Low, $V_{IN} = 0V$ to 1V when			the input amplifier gain is 3/2 (1.5) and the output amplifier gain is 4/3. When GAIN is set to mid supply or left to float, the input amplifier gain is 3/4 and the output gain is 8/3 (2.666). (See table below)
		RANGE = High). There is a 100μA internal current source connected to each of these inputs.	15,16	V <sub>OUT</sub> P, V <sub>OUT</sub> M	The output from the filter is derived from the $V_{OUT}$ P pin with respect to the $V_{OUT}$ M pin which is grounded typically. It can drive $1V_{PP}/75\Omega$ (0.5V
8	RANGE	Input signal range control when MODE is floating. When RANGE is low, the input signal range is 0.5V to 1.5V, when RANGE is tied high the input signal range is 0V to 1V.			to 1.5V) or $2V_{PP}/150\Omega$ (0.5V to 2.5V). If the ouput common-mode level needs to be increased, it can be done by raising the potential of $V_{OUT}M$ . In this case, the output is measured from $V_{OUT}P$ with respect to GND.
9	R <sub>EXT</sub>	Precision resistor to ground that defines the cutoff frequency of the filter. (Typical value = $10k\Omega$ ) 10% change in $R_{EXT}$ produces a 10% change in $f_C$ (Fig. 28).			V <sub>OUT</sub> : With respect to GIVE.

MODE	MODE INPUT COUPLING	
Low	AC for U/V	Input
Float	DC	Internally biased
High	AC for Y	Output

**Pulse Mode Table** 

GAIN SELECT	INPUT	INPUT BUFFER GAIN	OUTPUT BUFFER GAIN	OUTPUT	OPTIMIZES	
Low	1V <sub>PP</sub>	0.75	1.333	1V <sub>PP</sub>	_	
Float	1V <sub>PP</sub>	0.75	2.666	2V <sub>PP</sub>	PP Differential Phase & Gain	
High	1V <sub>PP</sub>	1.50	1.333	2V <sub>PP</sub>	Noise	

**Gain Table** 

#### **ABSOLUTE MAXIMUM RATINGS**

#### **OPERATING CONDITIONS**

Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied. 

#### **ELECTRICAL CHARACTERISTICS**

Unless otherwise specified,  $V_{CC} = 4.75$  to 5.25V,  $T_A = Operating Temperature Range (Note 1).$ 

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Current			100	150	mA
Input Current (V <sub>IN</sub> P, V <sub>IN</sub> M)	Sourcing out of the device 80		100	120	μА
Input Current Matching	Between V <sub>IN</sub> P and V <sub>IN</sub> M (tied to GND)		3.0	5	%
Low Frequency Gain	V <sub>IN</sub> = 100mV <sub>P-P</sub> @ 100kHz	-0.2	0.0	0.2	dB
Passband Ripple	100Hz < f <sub>IN</sub> < f <sub>C</sub>	-0.25		0.25	dB
Differential Gain (RANGE = High)	V <sub>IN</sub> : 1.0V ± 0.5V, @ 3.58 or 4.43MHz		0.5	1	%
Differential Phase (RANGE = High)	V <sub>IN</sub> : 1.0V ± 0.5V, @ 3.58 or 4.43MHz		0.5	1	Degree
Dynamic Input Signal Range (MODE = Float)	RANGE = Low	0.5		1.5	V
	RANGE = High	0		1	V
Output Noise (GAIN = High)	Bw: 30MHz, ML6424-1		1.7	2.3	mV <sub>RMS</sub>
	Bw: 30MHz, ML6424-2		1.3	1.9	mV <sub>RMS</sub>
	Bw: 30MHz, ML6425-1		1.7	2.3	mV <sub>RMS</sub>
	Bw: 30MHz, ML6425-2		1.3	1.9	mV <sub>RMS</sub>
Corner Frequency (f <sub>C</sub> ) (±0.25dB)	ML6424-1 or ML6425-1	5.23	5.50	5.78	MHz
	ML6424-2 or ML6424-2	2.61	2.75	2.89	MHz
Stopband Loss (ML6424-1, -2)	f <sub>IN</sub> > 1.45 x corner frequency	35	38		dB
Stopband Loss (ML6425-1, -2)	f <sub>IN</sub> > 1.45 x corner frequency	30	33		dB
Peak Overshoot and Ringing	2T, 0.7V <sub>P-P</sub> pulse			1	%
Composite Chroma/Luma Delay	$T_D$ (subcarrier) – $T_D$ (0); $f_C$ = 5.5MHz			20	ns
Output Short Circuit Current	$V_{OUT}$ P to GND while $V_{OUT}$ M = GND		45		mA
Load Capacitance	V <sub>OUT</sub> P to GND		35		pF
Logic Input Low (V <sub>IL</sub> )	RANGE			0.8	V
Logic Input High (V <sub>IH</sub> )	RANGE	V <sub>CC</sub> – 0.8			V
Logic Input Low (I <sub>IL</sub> )	V <sub>IN</sub> = GND	-1			μΑ
Logic Input High (I <sub>IL</sub> )	$V_{IN} = V_{CC}$			1	μΑ

Note 1: Limits are guaranteed by 100% testing, sampling, or correlation with worst case conditions.

Note 2: Digital Inputs: All inputs are high impedance 1µA leakage, with MAX input voltage levels of 0.8V from each supply

#### **FUNCTIONAL DESCRIPTION**

The ML6424 and ML6425 are monolithic CCIR601 continuous time video filters, designed for broadcast and professional luminance and chrominance antialias and reconstruction applications. They are fabricated using Micro Linear's 1.5 $\mu$ , 4 GHz BiCMOS process. The filter incorporates an input amplifier, programmable gain of 1x or 2x set by the GAIN pin, a fifth order lowpass filter, a third order allpass filter, and an output amplifier capable of driving 75 $\Omega$  to ground. The ML6425 provides sinx/x equalization.

The ML6424–1 is intended for application as luminance antialias processing, the ML6424–2 for chrominance antialias, the ML6425–1 for luma reconstruction, and the ML6425–2 for chroma reconstruction.

Input signals can be applied either through an AC coupling capacitor (MODE = High/Low) or directly to the input pin (MODE = float). With MODE = High, Y-Channel signal

can be applied to the input and the PULSE I/O pin generates a clamping pulse for the U/V channel. When MODE = Low, U/V channel signal can be applied to the input. In this case, the PULSE I/O pin can take the pulse signal generated from the PULSE I/O pin of the other chip in the Y-channel. In the case of direct coupling, RANGE should be adjusted according to the input signal range. When RANGE is low, the input signal range is 0.5V to 1.5V. When the input signal goes down to 0V, RANGE should be tied high. In this case, an offset is added to the input so that the filter can process the 0V DC level.

The output amplifier is designed to drive up to 20mA peak into a 75 $\Omega$  load, or 17mA peak into a 150 $\Omega$  load. Load resistance less than 75 $\Omega$  and/or output voltage above 1.5V into 75 $\Omega$  (2.5V into 150 $\Omega$ ) may cause signal distortion.

Good high frequency decoupling is required between each power supply pin and ground, otherwise oscillations and/or excessive crosstalk may occur.





Figure 1. YUV Filter with Sync on Y Input and Auto Clamp On






Figure 2. YUV Filter with External Sync for U/V




Figure 3. Y/C Filter

## **ML6424-1 RESPONSE CURVES**




Figure 4. Amplitude vs Frequency




Figure 6. Phase vs Linear Frequency




Figure 8. Group Delay vs Frequency




Figure 5. Amplitude vs Frequency




Figure 7. Deviation from Linear Phase

## **ML6424-2 RESPONSE CURVES**




Figure 9. Amplitude vs Frequency




Figure 11. Phase vs Linear Frequency




Figure 13. Group Delay vs Frequency





Figure 10. Amplitude vs Frequency



**Figure 12. Deviation from Linear Phase** 

## **ML6425-1 RESPONSE CURVES**





Figure 14. Amplitude vs Frequency



**Figure 16. Phase vs Frequency** 




Figure 18. Group Delay vs Frequency





Figure 15. Amplitude vs Frequency



**Figure 17. Deviation from Linear Phase** 

## **ML6425-2 RESPONSE CURVES**




Figure 19. Amplitude vs Frequency




Figure 21. Phase vs Linear Frequency




Figure 23. Group Delay vs Frequency




Figure 20. Amplitude vs Frequency




Figure 22. Deviation from Linear vs Phase




Figure 24. Frequency vs R<sub>EXT</sub>

# **ML6425-2 RESPONSE CURVES**





Figure 25. Transient Response

TIME (500ns/div.)

#### PHYSICAL DIMENSIONS inches (millimeters)



#### ORDERING INFORMATION

PART NUMBER	FREQ	SIN X/X	TEMPERATURE RANGE	PACKAGE
ML6424-1	5.5	NO	0.C to 70.C	16-Pin SOIC (S16W) (Obsolete)
ML6424-2	2.75	NO	0.C to 70.C	16-Pin SOIC (S16W)
ML6425-1	5.5	YES	0.C to 70.C	16-Pin SOIC (S16W) (Obsolete)
ML6425-2	2.75	YES	0.C to 70.C	16-Pin SOIC (S16W)

© Micro Linear 1997 Micro Linear is a registered trademark of Micro Linear Corporation
Products described herein may be covered by one or more of the following patents: 4,897,611; 4,964,026; 5,027,116; 5,281,862; 5,283,483; 5,418,502; 5,508,570; 5,510,727; 5,523,940; 5,546,017; 5,559,470; 5,565,761, 5,594,376, 5,592,128. Other patents are pending.

Micro Linear reserves the right to make changes to any product herein to improve reliability, function or design. Micro Linear does not assume any liability arising out of the application or use of any product described herein, neither does it convey any license under its patent right nor the rights of others. The circuits contained in this data sheet are offered as possible applications only. Micro Linear makes no warranties or representations as to whether the illustrated circuits infringe any intellectual property rights of others, and will accept no responsibility or liability for use of any application herein. The customer is urged to consult with appropriate legal counsel before deciding on a particular application.

2092 Concourse Drive San Jose, CA 95131 Tel: 408/433-5200 Fax: 408/432-0295