ML9044

DOT MATRIX LCD CONTROLLER DRIVER

GENERAL DESCRIPTION


The ML9044 used in combination with an 8-bit or 4-bit microcontroller controls the operation of a character type dot matrix LCD.

FEATURES


- Easy interfacing with 8-bit or 4-bit microcontroller
- Switchable between serial and parallel interfaces
- Dot–matrix LCD controller/driver for a small $(5 \times 7 \text{ dots})$ or large $(5 \times 10 \text{ dots})$ font
- Built-in circuit allowing automatic resetting at power-on
- Built-in 17 common signal drivers and 120 segment signal drivers
- Built–in character generation ROM capable of generating 160 small characters (5×7 dots) or 32 large characters (5×10 dots)
- Creation of character patterns by programming: up to 8 small character patterns (5 × 8 dots) or up to 4 large character patterns (5 × 11 dots)
- Built–in RC oscillation circuit using external or internal resistors
- Program–selectable duties: 1/9 duty (1 line: 5×7 dots + cursor + arbitrator), 1/12 duty (1 line: 5×10 dots + cursor + arbitrator), or 1/17 duty (2 lines: 5×7 dots + cursor + arbitrator)
- Built-in bias dividing resistors to drive the LCD
- Bi-directional transfer of segment outputs
- Bi-directional transfer of common outputs
- Equipped with a 120–dot arbitrator
- Display shifting on each line
- Built-in contrast control circuit
- Built-in voltage multiplier circuit
- Chip (Gold Bump) Product name: ML9044CVWA


Preliminary


This version: Jun. 1999



I/O CIRCUITS









Applied to pins E, SSR, CSR, BEB, $\overline{\text{CS}}$ $\overline{\text{P/S}},$ $\overline{\text{SHT}},$ and SI

Applied to pins $T_1,\,T_2,\,and\,\,T_3$

Applied to pins $R \slash\hspace{-0.4em} \overline{W},\, RS_1,\, and\, RS_0$



Applied to pins DB0 to DB7



Applied to pins SO

PIN DESCRIPTIONS

Symbol	Description								
R/W	The input pin wi	The input pin with a pull-up resistor to select Read ("H") or Write ("L") in the Parallel							
	I/F Mode.	I/F Mode.							
	This pin should	This pin should be open in the Serial I/F Mode.							
RS ₀ , RS ₁	The input pins v	ith a pull-	up resistor– to select a register in the Parallel I/F Mode.						
	RS1	RS ₀	Name of register						
	Н	Н	Data register						
	Н	L	Instruction register						
	L	L	Expansion Instruction register						
	This pin should	be open in	the Serial I/F Mode.						
E	The input pin fo	r data input	t/output between the CPU and the ML9044 and for activating						
	instructions in t	he Parallel	I/F Mode.						
	This pin should	be open in	the Serial I/F Mode.						
DB ₀ to DB ₃	The input/outpu	t pins to tra	ansfer data of lower–order 4 bits between the CPU and the						
	ML9044 in the F	Parallel I/F I	Mode. Each pin is equipped with a pull-up resistor. These 4						
	lines are not use	ed for the 4	-bit interface.						
	This pin should	be open in	the Serial I/F Mode.						
DB ₄ to DB ₇	The input/outpu	t pins to tra	ansfer data of upper 4 bits between the CPU and the ML9044						
	in the Parallel I/	F Mode. Ea	ach pin is equipped with a pull–up resistor.						
	This pin should	be open in	the Serial I/F Mode.						
OSC ₁	The clock oscilla	ation pins r	equired for LCD drive signals and the operation of the						
OSC_2	ML9044 by inst	ructions se	nt from the CPU.						
OSCR	To input externa	ıl clock, the	OSC_1 pin should be used. The OSC_R and the OSC_2 pins						
	should be open.								
	To start oscillati	on with an	external resistor, the resistor should be connected between						
	the OSC ₁ and O	SC ₂ pins. T	he OSC _R pin should be open.						
	To start oscillati	on with an	internal resistor, the OSC_2 and OSC_R pins should be						
	short–circuited	outside the	ML9044. The OSC ₁ pin should be open.						
COM ₁ to COM ₁₇	The LCD comm	on signal o	utput pins.						
			le voltage waveforms are output via COM ₁₀ to COM ₁₇ . For						
			voltage waveforms are output via COM ₁₃ to COM ₁₇ .						
SEG ₁ to SEG ₁₂₀	The LCD segme	The LCD segment signal output pins.							

Symbol	Description								
CSR	The input pin to select the transfer direction of the common signal output data.								
	Refer to the Expansion Instruction Codes section about the AS bit.								
	CSR	duty	AS bit	shift direction	arbitrator's common pin				
	L	1/9	L	COM1 → COM9	СОМ9				
	L	1/9	Н	COM2 → COM9, COM1	COM1				
	L	1/12	L	COM1 → COM12	COM12				
	L	1/12	Н	COM2 → COM12, COM1	COM1				
	L	1/17	L	COM1 → COM17	COM17				
	L	1/17	Н	COM2 → COM17, COM1	COM1				
	H	1/9	L	COM9 → COM1	COM1				
	H	1/9	Н	COM8 → COM1, COM9	COM9				
	H	1/12	L	COM12 → COM1	COM1				
	H	1/12	Н	COM11 → COM1, COM12	COM12				
	H	1/17	L	COM17 → COM1	COM1				
	H	1/17	Н	COM16 → COM1, COM17	COM17				
V ₁ , V ₂ , V _{3A} , V _{3B} , V ₄ BEB	For 1/4 For 1/5 The inp "L" disa	bias : The bias : The ut pin to e ables the v tage multi	V ₂ and V _{3B} V _{3A} and V ₃ nable or dis oltage mult plier circuit	· · · · · · · · · · · · · · · · · · ·					
V _{IN}	The pin	to input v	oltage to the	e voltage multiplier.					
V ₅ , V _{5IN}	The pins to supply the LCD drive voltage. The LCD drive voltage is supplied to the V_5 pin when the voltage multiplier is not used (BEB = 0) and the internal contrast adjusting circuit is also not used. At this time, the V_{5IN} pin should be open. The LCD drive voltage is supplied to the V_{5IN} pin when the voltage multiplier is not use (BEB = 0) but the internal contrast adjusting circuit is used. At this time, the V_5 pin should be open. When the voltage multiplier is used (BEB = 1), the V_{5IN} and V_5 pins should be open (the multiplied voltage is output to the V_{5IN} pin). In this case, the internal contrast adjusting circuit is used automatically.								
V _C				/e pin of the canacitor for the	voltage multiplier				
V _{CC}	The pin to connect the positive pin of the capacitor for the voltage multiplier. The pin to connect the negative pin of the capacitor used for the voltage multiplier.								

Symbol	Description
T ₁ , T ₂ , T ₃	The input pins for test circuits (normally open). Equipped with a pull-down resistor.
V_{DD}	The power supply pin.
GND	The ground level input pin.
P/S	The input pin to select the parallel or serial interface.
	"L" selects the parallel interface.
	"H" selects the serial interface.
CS	The pin to enable this IC in the serial I/F mode.
	"L" enables this IC.
	"H" disables this IC.
	This pin should be open in the parallel I/F mode.
SHT	The pin to input shift clock in the serial I/F mode.
	Data inputting to the SI pin is carried out synchronizing with the rising edge of this
	clock signal.
	Data outputting from the SO pin is carried out synchronizing with the falling edge of this clock signal.
	This pin should be open in the parallel I/F mode.
SI	The pin to input DATA in the serial I/F mode.
	Data inputting to this pin is carried out synchronizing with the rising edge of the SHT
	signal.
	This pin should be open in the parallel I/F mode.
S0	The pin to output DATA in the serial I/F mode.
	Data inputting to this pin is carried out synchronizing with the falling edge of the SHT
	signal.
	This pin should be open in the parallel I/F mode.

ABSOLUTE MAXIMUM RATINGS

(GND = 0V)

Parameter	Symbol	Condition	Rating	Unit	Applicable pins
Supply Voltage	V_{DD}	Ta = 25°C	-0.3 to +6.5	V	V _{DD} – GND
LCD Driving Voltage	V ₁ , V ₂ , V ₃ , V ₄ , V ₅	Ta = 25°C	V _{DD} – 7.5 to V _{DD} +0.3	V	V ₁ , V ₄ , V ₅ , V _{5IN} , V ₂ , V _{3A} , V _{3B}
Input Voltage	Vı	Ta = 25°C	-0.3 to V _{DD} +0.3	V	R/\overline{W} , E, \overline{SHT} , CSR, \overline{P}/S , SSR, SI, RS ₀ , RS ₁ , BEB, \overline{CS} , T ₁ to T ₃ , DB ₀ to DB ₇ , V _{IN}
Storage Temperature	T _{STG}	_	−55 to +125	°C	_

RECOMMENDED OPERATING CONDITIONS

(GND = 0V)

Parameter	Symbol	Condition	Range	Unit	Applicable pins
Supply Voltage	V _{DD}	_	2.5 to 5.5	V	V _{DD} –GND
LCD Driving Voltage	V _{DD} -V ₅ (See Note)	_	2.8 to 7.0	٧	V _{DD} -V ₅ (V _{5IN})
Input Voltage	V _{IN}	BEB = 1	V _{DD} -1.40 to V _{DD} -3.5	٧	V _{DD} -V _{IN}
Operating Temperature	T _{op}	_	-40 to +85	°C	_

Note: This voltage should be applied across V_{DD} and V_5 . The following voltages are output to the V_1 , V_2 , V_{3A} (V_{3B}) and V_4 pins:

• 1/4 bias

 $V_1 = \{V_{DD} - (V_{DD} - V_5)/4\} \pm 0.15V$

 $V_2 = V_{3B} = \{V_{DD} - (V_{DD} - V_5)/2\} \pm 0.15V$

 $V_4 = \{V_{DD} - 3 \times (V_{DD} - V_5)/4\} \pm 0.15V$

• 1/5 bias

 $V_1 = \{V_{DD} - (V_{DD} - V_5)/5\} \pm 0.15V$

 $V_2 = \{V_{DD} - 2 \times (V_{DD} - V_5)/5\} \pm 0.15V$

 $V_{3A} = V_{3B} = \{V_{DD} - 3 \times (V_{DD} - V_5)/5\} \pm 0.15V$

 $V_4 = \{V_{DD} - 4 \times (V_{DD} - V_5)/5\} \pm 0.15V$

The voltages at the V_1 , V_2 , V_{3A} (V_{3B}), V_4 and V_5 pins should satisfy

$$V_{DD}>V_1>V_2>V_{3A}(V_{3B})>V_4>V_5$$
.
(Higher $\leftarrow \rightarrow$ Lower)

^{*} Do not apply short–circuiting across output pins and across an output pin and an input/output pin or the power supply pin in the output mode.

ELECTRICAL CHARACTERISTICS

DC Characteristics

(GND = 0V, V_{DD} = 2.5V to 5.5V, Ta = -40 to +85°C)

				(GIVE	/ = UV,	, DD = 2.0 v i	U U.U V,	1α = -40 (0 +05 0)
Parameter	Symbol	Cond	dition	Min	Тур	Max	Unit	Applicable pin
"H" Input Voltage 1	V _{IH1}	_	_	$0.8V_{DD}$	_	V_{DD}	V	R/W, RS ₀ , RS ₁ ,
"L" Input Voltage 1	V _{IL1}				_	0.2V _{DD}		E, DB ₀ to DB ₇
								SHT, P/S, SI, CS
"H" Input Voltage 2	V _{IH2}	_	_	0.8V _{DD}	_	V_{DD}	V	OSC ₁ ,
"L" Input Voltage 2	V _{IL2}			-0.3	_	0.2V _{DD}		SSR, CSR, BEB
"H" Output Voltage 1	V _{OH1}	I _{OH} = -0.1mA	ı	0.75V _{DD}	_	_	V	DB ₀ to DB ₇ , SO
"L" Output Voltage 1	V _{OL1}	I _{OL} = +0.1mA		_	_	0.2V _{DD}		
"H" Output Voltage 2	V _{OH2}	$I_{OH} = -13\mu A$		0.9V _{DD}	_	_	V	OSC ₂
"L" Output Voltage 2	V _{0L2}	I _{0L} = +13μA		_	_	0.1V _{DD}		
COM Voltage	V _{CH}	$I_{OCH} = -4\mu A$	$V_{DD} - V_5 = 5V$	$V_{DD} - 0.3$		V_{DD}	V	COM ₁ to COM ₁₇
Drop	V _{CMH}	$I_{OCMH} = \pm 4\mu A$	Note 1	V ₁ – 0.3		V ₁ + 0.3		
	V _{CML}	I _{OCML} = ±4μA		V ₄ – 0.3		V ₄ + 0.3		
	V _{CL}	$I_{OCL} = +4\mu A$		V ₅		V ₅ + 0.3		
SEG Voltage	V _{SH}	I _{0SH} = -4μA	$V_{DD} - V_5 = 5V$	V _{DD} – 0.3		V_{DD}	V	SEG ₁ to SEG ₁₂₀
Drop	V _{SMH}	I _{0SMH} = ±4μA	Note 1	V ₂ – 0.3		V ₂ + 0.3		
	V _{SML}	$I_{OSML} = \pm 4\mu A$		V ₃ – 0.3		V ₃ + 0.3		
	V _{SL}	$I_{OSL} = +4\mu A$		V ₅		V ₅ + 0.3		
Input Leakage	IILI	$V_{DD} = 5V, V_{IN}$	= 5V or 0V	_	_	1.0	μΑ	E, SSR, CSR, BEB,
Current		35 ,						SHT, P/S, CS, SI
Input Current 1	1	V _{DD} = 5V, V _{IN}	= GND	10	25	61	μΑ	R/W, RS ₀ , RS ₁
·		$V_{DD} = 5V, V_{IN}$		_	_	2.0		DB ₀ to DB ₇ , SO
		Excluding cur						
		· ·	ull-up resistor					
			it driving MOS					
Input Current 2	l II2I	$V_{DD} = 5V, V_{IN}$		15	45	105	μΑ	T ₁ , T ₂ , T ₃
·		$V_{DD} = 5V, V_{IN}$		_	_	2.0	•	1, 2, 0
		Excluding curre						
		· -	II-down resistor					
Supply Current	I _{DD}	$V_{DD} = 5V$	Note 2	_	_	1.2	mA	V _{DD} – GND
LCD Bias Resistor	R _{LB}				4.0		kΩ	V _{DD} , V ₁ , V ₂
								V _{3A} , V _{3B} , V ₄ , V ₅
Oscillation Frequency of	f _{osc1}	Rf = 120kΩ±2	2% Note 3	175	270	350	kHz	OSC ₁ , OSC ₂
External Resistor Rf	U3U I			,			-	1,2
Oscillation Frequency of	f _{osc2}	OSC ₁ : Open	Note 4	140	270	480	kHz	OSC ₁ , OSC ₂ ,
Internal Resistor Rf	-0302	· '	: Short-circuited		•			OSC _R
Clock Input	f _{in}	0SC ₂ , 0SC _R : 0		125		480	kHz	OSC ₁
등 Frequency		Input from OSC	•					
Frequency Input Clock Duty Input Clock Rise Time	f _{duty}	, , , , , ,	Note 5	45	50	55	%	
Input Clock Rise Time	f _{rf}		Note 6	_	_	0.2	μS	
Input Clock Fall Time	f _{ff}		Note 6	_	_	0.2	μS	
	•11	<u> </u>	11010 0		1	J.L	F-0	

(GND = 0V, V_{DD} = 2.5V to 5.5V, Ta = -40 to +85°C)

Parameter	Symbol	Cond	Min	Тур	Max	Unit	Applicable pin	
Control Range of	V _{LCD}	$V_{DD} = 5V, 1/5$	V _{DD} = 5V, 1/5 bias					$V_{DD} - V_5$
LCD Driving	MAX	$V_{5IN} = 0V$						
Voltage (by internal	V_{LCD}	$V_{DD} = 5V, 1/5$	bias		_	TBD		
variable resistor)	MIN	$V_{5IN} = 0V$						
Bias Voltage for Driving	V _{LCD1}	$V_{DD} - V5$	V _{DD} – V5 1/5 bias		_	7.0	V	V ₅
LCD by External Input	V _{LCD2}	Note 7	1/4 bias	2.8	_	7.0		
Voltage Multiplier	V50UT	$V_{DD} = 3V, V_{IN}$	= 0V	$V_{DD}-2V_{IN}$	_	$V_{DD} - 2V_{IN}$	٧	V ₅ , V _{5IN}
Output Voltage		BEB = H				+1.2V		
Voltage Multipler	V _{IN}					V _{DD} /2	٧	V _{IN}
Input Voltage								

Note 1: Applied to the voltage drop occurring between any of the V_{DD} , V_1 , V_4 and V_5 pins and any of the common pins (COM $_1$ to COM $_1$ 7) when the current of $4\mu A$ flows in or flows out at one common pin.


Also applied to the voltage drop occurring between any of the V_{DD} , V_2 , V_{3A} (V_{3B}) and V_5 pins and any of the segment pins (SEG₁ to SEG₁₂₀) when the current of 4 μ A flows in or flows out at one common pin.

The current of $4\mu A$ flows out when the output level is V_{DD} or flows in when the output level is V_5 .

Note 2: Applied to the current flowing into the V_{DD} pin when the external clock ($f_{osc2} = f_{in} = 270 \text{ kHz}$) is fed to the internal R_f oscillation or OSC₁ under the following conditions:

$$V_{DD}$$
 = 5V GND = V_5 = 0V, V_1 , V_2 , V_{3A} (V_{3B}) and V_4 : Open E, SSR, CSR, and BEB: "L" (fixed) Other input pins: "L" or "H" (fixed) Other output pins: No load


Note 3: Note 4:




The wire between OSC_1 and R_f and the wire between OSC_2 and R_f should be as short as possible. Keep OSC_R open.

The wire between OSC_2 and OSC_R should be as short as possible. Keep OSC_1 open.

Note 5:



Note 6:



Applied to the pulses entering from the OSC_1 pin

Note 7: For 1/4 bias, V_2 and V_{3B} pins are short–circuited. V_{3A} pin is open. For 1/5 bias, V_{3A} and V_{3B} pins are short–circuited. V_2 pin is open.

Switching Characteristics (The following ratings are subject to change after ES evaluation.)


• Parallel Interface Mode

The timing for the input from the CPU (see 1) and the timing for the output to the CPU (see 2) are as shown below:

1) WRITE MODE (Timing for input from the CPU)

 $(V_{DD} = 2.5 \text{ to } 5.5V, Ta = -40 \text{ to } +85^{\circ}C)$


	, 55			,
Symbol	Min	Тур	Max	Unit
t _B	40	_	_	ns
tw	450	_	_	ns
t _A	10		_	ns
t _r	_	_	25	ns
t _f	_	_	25	ns
tL	430	_	_	ns
t _C	1000	_	_	ns
tı	195	_	_	ns
t _H	10	_	_	ns
	t _B t _W t _A t _r t _f t _L t _C	$\begin{array}{c cccc} t_B & 40 \\ t_W & 450 \\ \hline t_A & 10 \\ \hline t_r & \\ \hline t_f & \\ \hline t_L & 430 \\ \hline t_C & 1000 \\ \hline t_I & 195 \\ \hline \end{array}$	t _B 40 — t _W 450 — t _A 10 — t _r — t _f — t _L 430 — t _C 1000 — t _I 195 —	t _B 40 — t _W 450 — t _A 10 — t _r — 25 t _f — — t _L 430 — — t _C 1000 — — t _I 195 — —



2) READ MODE (Timing for output to the CPU)

 $(V_{DD} = 2.5 \text{ to } 5.5V, Ta = -40 \text{ to } +85^{\circ}C)$


Parameter	Symbol	Min	Тур	Max	Unit
R/W, RS ₁ , RS ₀ Setup Time	t _B	40	_	_	ns
E Pulse Width	t _W	450	_	_	ns
R/\overline{W} , RS_1 , RS_0 Hold Time	t _A	10	_	_	ns
E Rise Time	t _r	_	_	25	ns
E Fall Time	t _f	_	_	25	ns
E Pulse Width	tL	430	_	_	ns
E Cycle Time	t _C	1000	_	_	ns
DB ₀ to DB ₇ Output Data Delay Time	t _D	_	_	350	ns
DB ₀ to DB ₇ Output Data Hold Time	t ₀	20	_	_	ns



• Serial Interface Mode

 $(V_{DD} = 2.5 \text{ to } 5.5V, Ta = -40 \text{ to } +85^{\circ}C)$

Parameter	Symbol	Min	Тур	Max	Unit
SHT Cycle Time	t _{SCY}	500	_	_	ns
CS Setup Time	t _{CSU}	100	_	_	ns
CS Hold Time	t _{CH}	100	_	_	ns
SHT Setup Time	t _{SSU}	60	_	_	ns
SHT Hold Time	t _{SH}	200	_	_	ns
SHT "H" Pulse Width	t _{SWH}	200	_	_	ns
SHT "L" Pulse Width	t _{SWL}	200	_	_	ns
SHT Rise Time	t _{SR}	_	_	50	ns
SHT Fall Time	t _{SF}	_	_	50	ns
SI Setup Time	t _{DISU}	100	_	_	ns
SI Hold Time	t _{DIH}	100	_	_	ns
Data Output Delay Time	t _{DOD}	_	_	160	ns
Data Output Hold Time	t _{CDH}	0	_	_	ns



FUNCTIONAL DESCRIPTION

Instruction Register (IR), Data Register (DR), and Expansion Instruction Register (ER)

These registers are selected by setting the level of the Register Selection input pins RS_0 and RS_1 . The DR is selected when both RS_0 and RS_1 are "H". The IR is selected when RS0 is "L" and RS_1 is "H". The ER is selected when both RS_0 and RS_1 are "L". (When RS_0 is "H" and RS_1 is "L", the ML9044 is not selected.)

The IR stores an instruction code and the address code of the display data RAM (DDRAM) or the character generator RAM (CGRAM).

The microcontroller (CPU) can write to the IR but cannot read from the IR.

The ER stores a contrast adjusting code and the address code of the arbitrator RAM (ABRAM). The CPU can write to or read from the ER.

The DR stores data to be written in the DDRAM, ABRAM and CGRAM and also stores data read from the DDRAM, AMRAM and CGRAM.

The data written in the DR by the CPU is automatically written in the DDRAM, ABRAM or CGRAM.

When an address code is written in the IR or ER, the data of the specified address is automatically transferred from the DDRAM, ABRAM or CGRAM to the DR. The data of the DDRAM, ABRAM and CGRAM can be checked by allowing the CPU to read the data stored in the DR.

After the CPU writes data in the DR, the data of the next address in the DDRAM, ABRAM or CGRAM is selected to be ready for the next writing by the CPU. Similarly, after the CPU reads the data in the DR, the data of the next address in the DDRAM, ABRAM or CGRAM is set in the DR to be ready for the next reading by the CPU.

Writing in or reading from these 3 registers is controlled by changing the status of the R/ \overline{W} (Read/Write) pin.

R/W	RS ₀	RS ₁	Operation
L	L	Н	Writing in the IR
Н	L	Н	Reading the Busy flag (BF) and the address counter (ADC)
L	Н	Н	Writing in the DR
Н	Н	Н	Reading from the DR
L	L	L	Writing in the ER
Н	L	L	Reading the contrast code

Table 1 R/W pin status and register operation

Busy Flag (BF)

The status "1" of the Busy Flag (BF) indicates that the ML9044 is carrying out internal operation. When the BF is "1", any new instruction is ignored.

When $R/\overline{W} = "H"$, $RS_0 = "L"$ and $RS_1 = "H"$, the data in the BF is output to the DB₇. New instructions should be input when the BF is "0".

When the BF is "1", the output code of the address counter (ADC) is undefined.

Address Counter (ADC)

The address counter provides a read/write address for the DDRAM, ABRAM or CGRAM and also provides a cursor display address.

When an instruction code specifying DDRAM, ABRAM or CGRAM address setting is input to the pre–defined register, the register selects the specified DDRAM, ABRAM or CGRAM and transfers the address code to the ADC. The address data in the ADC is automatically incremented (or decremented) by 1 after the display data is written in or read from the DDRAM, ABRAM or CGRAM.


The data in the ADC is output to DB₀ to DB₆ when R/\overline{W} = "H", RS_0 = "L", RS_1 = "H" and BF = "0".

Timing Generator


The timing generator generates timing signals for the internal operation of the ML9044 activated by the instruction sent from the CPU or for the operation of the internal circuits of the ML9041 such as DDRAM, ABRAM, CGRAM and CGROM. Timing signals are generated so that the internal operation carried out for LCD displaying will not be interfered by the internal operation initiated by accessing from the CPU. For example, when the CPU writes data in the DDRAM, the display of the LCD not corresponding to the written data is not affected.

Display Data RAM (DDRAM)

This RAM stores the display data represented in 8-bit character coding (see Table 2). The DDRAM addresses correspond to the display positions (digits) of the LCD as shown below. The DDRAM addresses (to be set in the ADC) are represented in hexadecimal.



1) Relationship between DDRAM addresses and display positions (1-line display mode)



In the 1–line display mode, the ML9044 can display up to 24 characters from digit 1 to digit 24. While the DDRAM has addresses "00" to "4F" for up to 80 character codes, the area not used for display can be used as a RAM area for general data. When the display is shifted by instruction, the relationship between the LCD display and the DDRAM address changes as shown below:

Digit 1 2 3 4 23 24 (Display shifted to the right)
$$4 + 00 = 01 = 02$$
 $15 = 16$

2) Relationship between DDRAM addresses and display positions (2–line display mode) In the 2–line mode, the ML9044 can display up to 48 characters (24 characters per line) from digit 1 to digit 24.

	Digit									
			3							Display position
Line 1	00	01	02	03	04	2	16	17	-	DD RAM
Line 2	40	41	42	43	44	2	56	57		address (hexadecimal)

Note:

The DDRAM address at digit 24 in the first line is not consecutive to the DDRAM address at digit 1 in the second line.

When the display is shifted by instruction, the relationship between the LCD display and the DDRAM address changes as shown below:

	1	Digit							
		1_	2	3	4	5		23	24
(Display shifted to the right)	Line 1	27	00	01	02	03	$\bigg\}$	15	16
(Diopidy offitted to the right)	Line 2	67	40	41	42	43	$\bigg\}$	55	56
	ĺ	Digit	:						
		1	2	3	4	5		23	24
(Display shifted to the left)	Line 1	01	02	03	04	05	$\bigg)$	17	18
(Diopiny officer to the forty	Line 2	41	42	43	44	45	2	57	58

Character Generator ROM (CGROM)

The CGROM generates small character patterns (5×7 dots, 160 patterns) or large character patterns (5×10 dots, 32 patterns) from the 8-bit character code signals in the DDRAM. See Table 2 for the relationship between the 8-bit character codes and the character patterns.

When the 8-bit character code corresponding to a character pattern in the CGROM is written in the DDRAM, the character pattern is displayed in the display position specified by the DDRAM address.

Character Generator RAM (CGRAM)

The CGRAM is used to generate user–specific character patterns that are not in the CGROM. CGRAM (64 bytes = 512 bits) can store up to 8 small character patterns (5×8 dots) or up to 4 large character patterns (5×11 dots).

When displaying a character pattern stored in the CGRAM, write an 8-bit character code (00 to 07 or 08 to 0F; hex.) assigned in Table 2 to the DDRAM. This enables outputting the character pattern to the LCD display position corresponding to the DDRAM address.

The cursor or blink is also displayed even when a CGRAM or ABRAM address is set in the ADC. Therefore, the cursor or blink display should be inhibited while the ADC is holding a CGRAM or ABRAM address.

The following describes how character patterns are written in and read from the CGRAM.

- 1) Small character patterns (5×8 dots) (See Table 3–1.)
- (1) A method of writing character patterns to the CGRAM from the CPU

The three CGRAM address bits 0 to 2 select one of the lines constituting a character pattern. First, set the mode to increment or decrement from the CPU, and then input the CGRAM address. Write each line of the character pattern code in the CGRAM through DB_0 to DB_7 .

The data lines DB0 to DB7 correspond to the CGRAM data bits 0 to 7, respectively (see Table 3.1). Input data "1" represents the ON status of an LCD dot and "0" represents the OFF status. Since the ADC is automatically incremented or decremented by 1 after the data is written to the CGRAM, it is not necessary to set the CGRAM address again.

The bottom line of a character pattern (the CGRAM address bits 0 to 2 are all "1", which means 7 in hexadecimal) is the cursor line. The ON/OFF pattern of this line is ORed with the cursor pattern for displaying on the LCD. Therefore, the pattern data for the cursor position should be all zeros to display the cursor.

Whereas the data given by the CGRAM data bits 0 to 4 is output to the LCD as display data, the data given by the CGRAM data bits 5 to 7 is not. Therefore, the CGRAM data bits 5 to 7 can be used as a RAM area.

(2) A method of displaying CGRAM character patterns on the LCD

The CGRAM is selected when the higher–order 4 bits of a character code are all zeros. Since bit 3 of a character code is not used, the character pattern "0" in Table 3–1 can be selected using the character code "00" or "08" in hexadecimal.

When the 8-bit character code corresponding to a character pattern in the CGRAM is written to the DDRAM, the character pattern is displayed in the display position specified by the DDRAM address. (The DDRAM data bits 0 to 2 correspond to the CGRAM address bits 3 to 5, respectively.)

- 2) Large character patterns ($5 \times 11 \text{ dots}$) (See Table 3–2.)
- (1) A method of writing character patterns to the CGRAM from the CPU

The four CGRAM address bits 0 to 3 select one of the lines constituting a character pattern. First, set the mode to increment or decrement from the CPU, and then input the CGRAM address. Write each line of the character pattern code in the CGRAM through DB_0 to DB_7 .

The data lines DB_0 to DB_7 correspond to the CGRAM data bits 0 to 7, respectively (see Table 3–2). Input data "1" represents the ON status of an LCD dot and "0" represents the OFF status. Since the ADC is automatically incremented or decremented by 1 after the data is written to the CGRAM, it is not necessary to set the CGRAM address again.

The bottom line of a character pattern (the CGRAM address bits 0 to 3 are all "1", which means A in hexadecimal) is a cursor line. The ON/OFF pattern of this line is ORed with the cursor pattern for displaying on the LCD. Therefore, the pattern data for the cursor position should be all zeros to display the cursor.

Whereas the data given by the CGRAM data bits 0 to 4 with the CGRAM addresses 0 to A in hexadecimal (set by the CGRAM address bits 0 to 3) is output as display data to the LCD, the data given by the CGRAM data bits 5 to 7 or the CGRAM addresses B to F in hexadecimal is not. These bits can be written and read as a RAM area.

(2) A method of displaying CGRAM character patterns on the LCD

The CGRAM is selected when the higher–order 4 bits of a character code are all zeros. Since bits 0 and 3 of a character code are not used, the character pattern " β " in Table 3–2 can be selected with a character code "00", "01", "08" or "09" in hexadecimal.

When the 8-bit character code corresponding to a character pattern in the CGRAM is written to the DDRAM, the character pattern is displayed in the display position specified by the DDRAM address. (The DDRAM data bits 1 and 2 correspond to the CGRAM address bits 4 and 5, respectively.)


Arbitrator RAM (ABRAM)

The arbitrator RAM(ABRAM) stores arbitrator display data.

The ABRAM address is set at the ADC with the relationship illustrated below. Its valid address area is 00 to 23 (00H to 17H).


Although an address exceeding 23 (17H) can be set or the address already set may exceed it due to automatic increment or decrement processing, any address out of the valid address area is ignored.

The cursor or blink is also displayed even when a CGRAM or ABRAM address is set in the ADC. Therefore, the cursor or blink display should be inhibited while the ADC is hoding a CGRAM or ABRAM address.



The arbitrator RAM can store a maximum of 120 dots of the arbitrator Display–ON data in units of 5 dots.

The arbitrator display is not shifted by any instructions and has the following relationship with the LCD display positions:.






Table 2 Relationship between character codes and character patterns of the ML9044

Upper Lower 4 bits 4 bits	MSB 0000	001	0	00	11	010	00	010	01	011		011	1	101	0	101	1	110	0	110	1	111	0	111	1
0000 LSB	CG RAM (1)			0		@		Р	F	\	"•	p	F			_		タ	-57	Ξ		α		P	<u> </u>
0001	(2)	!	l.	1	1	Α	H	Q		a	<u>-=</u>	q	-=	o	п	ア	F	チ	-	٨	Ľ	ä	-==	q	C
0010	(3)	"	!!!	2	<u> </u>	В	8	R	F	b	<u> </u>	r	ţ-	Γ	Г	1	•1	ッ	ijį	У	<u>,::</u> *	β		Θ	E
0011	(4)	#	‡	3	3	С		S	1 <u></u> ,	С	<u>.</u>	S	霊	J	<u></u>	ゥ	ij	テ	7	Ŧ	Ħ	ε	<u>=</u> .	∞	ı.:
0100	(5)	\$	李	4	÷	D	D	T	T	d	<u> </u>	t	<u>†</u> .	•		エ	- <u>-</u> -	۲	J	ヤ	7.	μ	įi	Ω	5
0101	(6)	%	7,	5		Е		U	<u> </u>	е	믙	u	1_4	•		オ	洁	ナ	<u>-</u>	ュ		σ	135	ü	Ĺ
0110	(7)	&	<u> </u>	6	<u>E</u>	F	F	V	<u>.,</u> !	f	f.	V	ĻĮ	ヲ	7	カ	<u> </u>	=		3	크	ρ	<u>į</u> -i	Σ	Ξ
0111	(8)	,	7	7	Ţ.	G	Œ	W	ijij	g	ভ	W		ア	7	+	Ŧ	ヌ	32	ラ	5	g		π	J
1000	(1)	((8	吕	Н	H	Χ	×	h	ŀ	Х	×	1	4	ク	<u></u>	ネ	- 	IJ	ij	√_	.,[X	34
1001	(2)))	9	153	I	I	Υ	i, i	i	i	у	<u>'=</u>	ウ	-5	ケ	• * T	1	J	ル	Ш	-1	:	y	I.
1010	(3)	*	:	:	=	J	J	Z	<u></u>	j	_ji	Z	Z	I	I	コ]	Λ	iΊ	レ	<u>i</u>	j	ij	千	-7
1011	(4)	+		;	5	K	K	[k	k	{	₹	オ	;#	サ	#	۲	<u>t</u>	П		Х	5	万	F
1100	(5)	,		<	-::	L	<u> </u>	¥		I	1		H	ヤ	17	シ	<u>=</u> ,	フ	<u></u>	ワ	<u> </u>	¢	·‡·	円	=
1101	(9)	ı		=	==	M	iri]	j	m	m	}	}	ュ	_1	ス	Z	^	~,	ン	<u></u> ,	£	ŧ_	÷	-:
1110	(7)			>	>	N	ŀ·i	٨	**.	n	l''ı	\rightarrow	->	3	3	セ	12	木	:1:	*		n	-		
1111	(8)	/	~	?	7	0		_		0		←	+	ッ	<u></u>	ソ	<u>:</u> ,j	マ	7.7	0		Ö			

Table 3–1 Relationship between CGRAM address bits, CGRAM data bits (character pattern) and DDRAM data bits (character code) in 5×7 dot character mode. (Examples)

CG RAM address (Character pattern) 5 4 3 2 1 0 7 6 5 4 3 2 1 0 76			
MSB			
0 0 0 0 0 0 0			
111000 × × × 0 11 1 D	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	
0 0 1 0 0 0 1 0 0 0 0 1 0 0 0 0 0 0 0 0	00100100111100	1 0 0 1 0 1 0 1 0 0 1 1 0 0 0 1 0 1 0 0 1 0 0 1 0 1 0 0 0 1	0 0 0 0 × 0 0 1
0 0 1 0 0 0 1 0 0 0 0 1 0 0 0 0 0 0 0 0			
	00100100111100	0 0 1 0 0 0 0 1 1 1	0 0 0 0 × 1 1 1

 \times : Don't Care

Table 3–2 Relationship between CGRAM address bits, CGRAM data bits (character pattern) and DDRAM data bits (character code) in 5×10 dot character mode (Examples)

CG RAM address	CG RAM data (Character pattern)	DD RAM data (Character code)
5 4 3 2 1 0 MSB LSB	7 6 5 4 3 2 1 0 MSB LSB	7 6 5 4 3 2 1 0 MSB LSB
0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 0 1 1 1 0 0 0 1 0 0 1 1 1 1 1 1 0 0 0 1 1 1 1 1 1 0 0 1 1 1 1 1 1 1 0 1	× × × 0 1 0 0 0 0 1 1 1 1 10 0 1 0 0 1 0 1 0 1 1 1 1 0 1 0 1	0000×00×
0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 0 1 1 0 0 0 0 1 0 0 1 1 1 1 1 1 0 0 0 1 1 1 1 1 1 0 0 1 1 1 1 1 1 1 0 0 1 1 1 1 1 1 1 0 0 1	× × 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0000×00×
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0	× × × 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 × 1 1 ×

×: Don't Care


Cursor/Blink Control Circuit

This circuit generates the cursor and blink of the LCD.

The operation of this circuit is controlled by the program of the CPU.

The cursor/blink display is carried out in the position corresponding to the DDRAM address set in the ADC (Address Counter).

For example, when the ADC stores a value of "07" (hexadecimal), the cursor or blink is displayed as follows:



Note: The cursor or blink is also displayed even when a CGRAM or ABRAM address is set in the ADC. Therefore, the cursor or blink display should be inhibited while the ADC is holding a CGRAM or ABRAM address.

LCD Display Circuit (COM1 to COM17, SEG1 to SEG120, SSR and CSR)

Transfer direction

SSR

Н

Н

Н

Н

1/9

1/12

1/12

1/17

1/17

The ML9044 has 17 common signal outputs and 120 segment signal outputs to display 24 characters (in the 1-line display mode) or 48 characters (in the 2-line display mode).

The character pattern is converted into serial data and transferred in series through the shift register.

The transfer direction of serial data is determined by the SSR pin. The shift direction of common signals is determined by the CSR pin. The following tables show the transfer and shift directions:

L		SEG ₁	\rightarrow SEG ₁₂₀	-
Н		SEG ₁₂	$_{20} \rightarrow SEG_{1}$	•
CSR	duty	AS bit	Shift direction	arbitrator's common pin
L	1/9	L	COM1 → COM9	COM9
L	1/9	Н	COM2 → COM9, COM1	COM1
L	1/12	L	COM1 → COM12	COM12
L	1/12	Н	COM2 → COM12, COM1	COM1
L	1/17	L	COM1 → COM17	COM17
L	1/17	Н	COM2 → COM17, COM1	COM1
Н	1/9	Ĺ	COM9 → COM1	COM1

 $\mathsf{COM8} \to \mathsf{COM1},\, \mathsf{COM9}$

 $COM12 \rightarrow COM1$

 $COM11 \rightarrow COM1, COM12$

 $COM17 \rightarrow COM1$

 $COM16 \rightarrow COM1, COM17$

COM9

COM1

COM12

COM₁

COM17

Η

L

Н

L

Н

Signals to be input to the SSR and CSR pins should be determined at power-on and be kept unchanged.

^{*} Refer to the Expansion Instruction Codes section about the AS bit.

Built-in Reset Circuit

The ML9044 is automatically initialized when the power is turned on.

During initialization, the Busy Flag (BF) is "1" and the ML9041 does not accept any instruction from the CPU (other than the Read BF instruction).

The Busy Flag is "1" for about 15 ms after the V_{DD} becomes 2.5 V or higher.

During this initialization, the ML9044 performs the following instructions:

- Display clearing
 CPU interface da
- 2) CPU interface data length = 8 bits (DL = "1")
- 3) 1-line LCD display (N = "0")
- 4) Font size = 5×7 dots (F = "0")
- 5) ADC counting = Increment (I/D = "1")
- 6) Display shifting = None (S = "0")
- 7) Display = Off (D = "0")
- 8) Cursor = Off (C = "0")
- 9) Blinking = Off (B = "0")
- 10) Arbitrator = Displayed in the lower line (AS = "0")
- 11) Setting 1FH (hexadecimal) to the Contrast Data

To use the built–in reset circuit, the power supply conditions shown below should be satisfied. Otherwise, the built–in reset circuit may not work properly. In such a case, initialize the ML9044 with the instructions from the CPU. The use of a battery always requires such initialization from the CPU. (See "Initial Setting of Instructions")




Figure 1 Power-on and Power-off Waveform

I/F with CPU

Parallel interface mode

The ML9044 can transfer either 8 bits once or 4 bits twice on the data bus for interfacing with any 8-bit or 4-bit microcontroller (CPU).

1) 8-bit interface data length

The ML9044 uses all of the 8 data bus lines DB0 to DB7 at a time to transfer data to and from the CPU.

2) 4-bit interface data length

The ML9044 uses only the higher–order 4 data bus lines DB₄ to DB₇ twice to transfer 8–bit data to and from the CPU.

The ML9044 first transfers the higher–order 4 bits of 8–bit data (DB₄ to DB₇ in the case of 8–bit interface data length) and then the lower–order 4 bits of the data (DB₀ to DB₃ in the case of 8–bit interface data length).

The lower–order 4 bits of data should always be transferred even when only the transfer of the higher–order 4 bits of data is required. (Example: Reading the Busy Flag)

Two transfers of 4 bits of data complete the transfer of a set of 8–bit data. Therefore, when only one access is made, the following data transfer cannot be completed properly.




Figure 2 8-Bit Data Transfer





Figure 3 4-Bit Data Transfer

Serial Interface Mode

In the Serial I/F Mode, the ML9044 interfaces with the CPU via the $\overline{\text{CS}}$, $\overline{\text{SHT}}$, SI and SO pins. Writing and reading operations are executed in units of 16 bits after the $\overline{\text{CS}}$ signal falls down. If the $\overline{\text{CS}}$ signal rises up before the completion of 16–bit unit access, this access is ignored. When the BF bit is "1", the ML9044 cannot accept any other instructions. Before inputting a new instruction, check that the BF bit is "0". Any access when the BF bit is "1" is ignored. Data format is LSB–first.

Examples of Access in the Serial I/F Mode



Instruction Codes

Table of Instruction Codes

Instruction						Code						Function	Execution Time
IIISU UCUOII	RS1	RS0	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	FullCuoli	f = 270kHz
												Clears all the displayed digits of the LCD and	
Display Clear	1	0	0	0	0	0	0	0	0	0	1	sets the DDRAM address 0 in the address	1.52 ms
												counter. The arbitrator data is cleared.	
												Sets the DDRAM address 0 in the address	
Cursor Home	1	0	0	0	0	0	0	0	0	1	*	counter and shifts the display back to the	1.52 ms
												original. The content of the DDRAM	
												remains unchanged. Determines the direction of movement of	
												the cursor and whether or not to shift the	
Entry Mode Setting	1	0	0	0	0	0	0	0	1	I/D	S	display. This instruction is executed when	37 μs
												data is written or read.	
												Sets LCD display ON/OFF (D), cursor	
Displya ON/OFF Control	1	0	0	0	0	0	0	1	D	С	В	ON/OFF or cursor-position character	37 μs
												blinking ON/OFF.	
Curaar/Diaplay Chift	1	0	0	0	0	0	1	S/C	R/L	*	*	Moves the cursor or shifts the display	37 μs
Cursor/Display Shift	'	U	U	U	U	0		3/0	n/L			without changing the content of the DDRAM.	57 μδ
												Sets the interface data length (DL), the	
Function Setting	1	0	0	0	0	1	DL	N	F	*	*	number of display lines (N) or the type of	37 μs
	_											character font (F).	
00044444					١.							Sets on CGRAM address. After that,	07
CGRAM Address Setting	1	0	0	0	1			A	CG			CGRAM data is transferred to and from	37 μs
												the CPU. Sets a DDRAM address. After that DDRAM	
DDRAM Address Setting	1	0	0	1				ADD				data is transferred to and from the CPU.	37 μs
DDNAW Address Setting	'	"	"	'				ADD				data is transferred to and from the or o.	ον μο
												Reads the Busy Flag (indicating that the	
Busy Flag/Address Read	1	0	1	BF				ADC				ML9044 is operating) and the content of	0 μs
												the address counter.	
RAM Data Write	1	1	0				WRITE	DATA				Writes data in DDRAM, ABRAM or CGRAM.	37 μs
- Train Data Write	⊥.		Ļ				*********						·
RAM Data Read	1	1	1				READ	DATA				Reads data from DDRAM, ABRAM or CGRAM.	37 μs
	+				1				1				
Arbitrator Display Line Set	0	0	0	0	0	0	0	0	0	1	AS	Sets the arbitrator display line.	37 μs
Contrast Control Data Write	0	0	0	0	0	1	WR	ITE (Co	ntrast	Data) [ATA	Writes data to control the contrast of the LCD.	37 μs
Contrast Control Data Read	0	0	1	0	0	0	RE/	AD (Co	ntrast [Data) D	ATA	Reads data to control the contrast of the LCD.	37 μs
												Sets an ABRAM address. After that	
ABRAM address setting	0	0	0	0	1	1			AAB			ABRAM data is transferred to and from	37 μs
												the CPU.	
		"1" (Ind " (Sh			· · · ·		I/D =	"0" (De	ecreme	ent)		DD RAM : Display data RAM CG RAM : Character generator RAM	The
		"1" (Sh			y.)		S/C =	"0" (M	oves th	ne curs	or.)	ABRAM : Arbitrator data RAM	execution time is
		"1" (Riç		. ,				,	eft shift		,	ACG : CGRAM address ADD : DDRAM address (Corresponds to	dependent
		1-8) "1" (8-1		1)				"0" (4-)" (1	bit data	a)		the cursor address)	upon
		" (2 I " (5 >		its)			F = "C	,	\times 7 dot	ts)		AAB : ABRAM address	frequencies
_		'1" (Bu		-7				"0" (R	eady to	accep	t	ADC : Address counter (Used by DDRAM, ABRAM and CGRAM)	
	D ,,	ı /F:	able - '	- خامنا	\			an	instruc	ction)		,	
	B = "1 C = "1			linking the cor									
	D = "1	l" (Dis	splays a	a chara	cter pa	,							
	AS =				ys arbi	trator	AS =		bitrator				
		011	me upp	er line	1			arb	ilrator o	ii the lo	wer line)		<u> </u>

×: Don't Care

Instruction Codes

An instruction code is a signal sent from the CPU to access the ML9044. The ML9044 starts operation as instructed by the code received. The busy status of the ML9044 is rather longer than the cycle time of the CPU, since the internal processing of the ML9044 starts at a timing which does not affect the display on the LCD. In the busy status (Busy Flag is "1"), the ML9044 executes the Busy Flag Read instruction only. Therefore, the CPU should ensure that the Busy Flag is "0" before sending an instruction code to the ML9044.

1) Display Clear

	RS ₁	RS_0	R/W	DB ₇	DB ₆	DB ₅	DB_4	DB_3	DB_2	DB ₁	DB_0
Instruction Code :	1	0	0	0	0	0	0	0	0	0	1

When this instruction is executed, the LCD display including arbitrator display is cleared and the I/D entry mode is set to "Increment". The value of "S" (Display shifting) remains unchanged. The position of the cursor or blink being displayed moves to the left end of the LCD (or the left end of the line 1 in the 2–line display mode).

Note:

All DDRAM and ABRAM data turn to "20" and "00" in hexadecimal, respectively. The value of the address counter (ADC) turns to the one corresponding to the address "00" (hexadecimal) of the DDRAM.

The execution time of this instruction is 1.52 ms (maximum) at an oscillation frequency of 270 kHz.

2) Cursor Home

	RS ₁	RS_0	R/W	DB_7	DB_6	DB_5	DB_4	DB_3	DB_2	DB ₁	DB_0	
Instruction code:	1	0	0	0	0	0	0	0	0	1	×	
	×: Don't	Care										

When this instruction is executed, the cursor or blink position moves to the left end of the LCD (or the left end of line 1 in the 2–line display mode). If the display has been shifted, the display returns to the original display position before shifting.

Note:

The value of the address counter (ADC) goes to the one corresponding to the address "00" (hexadecimal) of the DDRAM).

The execution time of this instruction is $1.52 \, \text{ms}$ (maximum) at an oscillation frequency of $270 \, \text{kHz}$.

3) Entry Mode Setting

	RS ₁	RS_0	R/W	DB ₇	DB ₆	DB ₅	DB ₄	DB_3	DB_2	DB ₁	DB_0
Instruction code:	1	0	0	0	0	0	0	0	1	I/D	S

(1) When the I/D is set, the cursor or blink shifts to the right by 1 character position (ID= "1"; increment) or to the left by 1 character position (I/D= "0"; decrement) after an 8-bit character code is written to or read from the DDRAM. At the same time, the address counter (ADC) is also incremented by 1 (when I/D= "1"; increment) or decremented by 1 (when I/D= "0"; decrement). After a character pattern code is written to or read from the CGRAM, the address counter (ADC) is incremented by 1 (when I/D = "1"; increment) or decremented by 1 (when I/D = "0"; decrement).

Also after data is written to or read from the ABRAM, the address counter (ADC) is incremented by 1 (when I/D = "1"; increment) or decremented by 1 (when I/D = "0"; decrement).

(2) When S = "1", the cursor or blink stops and the entire display shifts to the left (I/D = "1") or to the right (I/D = "0") by 1 character position after a character code is written to the DDRAM. In the case of S = "1", when a character code is read from the DDRAM, when a character pattern data is written to or read from the CGRAM or when data is written to or read from the ABRAM, normal read/write is carried out without shifting of the entire display. (The entire display does not shift, but the cursor or blink shifts to the right (I/D = "1") or to the left (I/D = "0") by 1 character position.)

When S = "0", the display does not shift, but normal write/read is performed.

Note: The execution time of this instruction is $37 \,\mu s$ (maximum) at an oscillation frequency of $270 \, kHz$.

4) Display Mode Setting

	RS_1	RS_0	R/\overline{W}	DB_7	DB_6	DB_5	DB_4	DB_3	DB_2	DB_1	DB_0
Instruction code:	1	0	0	0	0	0	0	1	D	С	В

(1) The "D" bit (DB2) of this instruction determines whether or not to display character patterns on the LCD α

When the "D" bit is "1", character patterns are displayed on the LCD.

When the "D" bit is "0", character patterns are not displayed on the LCD and the cursor/blink setting is also canceled.

Note: Unlike the Display Clear instruction, this instruction does not change the character code in the DDRAM and ABRAM.

- (2) When the "C" bit (DB1) is "0", the cursor turns off. When both the "C" and "D" bits are "1", the cursor turns on.
- (3) When the "B" bit (DB0) is "0", blinking is canceled. When both the "B" and "D" bits are "1", blinking is performed.

In the Blinking mode, all dots including those of the cursor, the character pattern and the cursor are alternately displayed.

Note: The execution time of this instruction is $37 \,\mu s$ (maximum) at an oscillation frequency of $270 \, kHz$.

5) Cursor/Display Shift

_	RS ₁	RS_0	R/W	DB ₇	DB_6	DB_5	DB_4	DB_3	DB_2	DB ₁	DB_0
Instruction code:	1	0	0	0	0	0	1	S/C	R/L	×	×

x: FDon't Care

S/C = "0", R/L = "0" This instruction shifts left the cursor and blink positions by 1 (decrements the content of the ADC by 1).

S/C = "0", R/L = "1" This instruction shifts right the cursor and blink positions by 1 (increments the content of the ADC by 1).

S/C = "1", R/L = "0" This instruction shifts left the entire display by 1 character position. The cursor and blink positions move to the left together with the entire display. The Arbitrator display is not shifted.

(The content of the ADC remains unchanged.)

S/C = "1", R/L = "1" This instruction shifts right the entire display by 1 character position. The cursor and blink positions move to the right together with the entire display. The Arbitrator display is not shifted.

(The content of the ADC remains unchanged.)

In the 2–line mode, the cursor or blink moves from the first line to the second line when the cursor at digit 40 (27; hex) of the first line is shifted right.

When the entire display is shifted, the character pattern, cursor or blink will not move between the lines (from line 1 to line 2 or vice versa).

Note: The execution time of this instruction is $37 \,\mu s$ at an oscillation frequency (OSC) of 270 kHz

6) Function Setting

	RS ₁	RS_0	R/W	DB ₇	DB ₆	DB_5	DB ₄	DB_3	DB_2	DB ₁	DB_0
Instruction code:	1	0	0	0	0	1	DL	N	F	×	×

×: Don't Care

(1) When the "DL" bit (DB4) of this instruction is "1", the data transfer to and from the CPU is performed once by the use of 8 bits DB_7 to DB_0 .

When the "DL" bit (DB4) of this instruction is "0", the data transfer to and from the CPU is performed twice by the use of 4 bits DB₇ to DB₄.

- (2) The 2–line display mode is selected when the "N" bit (DB3) of this instruction is "1". The 1–line display mode is selected when the "N" bit is "0".
- (3) The character font represented by 5×7 dots is selected when the "F" bit (DB2) of this instruction is "1". The character font represented by 5×10 dots is selected when the "F" bit is "1" and the "N" bit is "0".

After the ML9044 is powered on, this initial setting should be carried out before execution of any instruction except the Busy Flag Read. After this initial setting, no instructions other than the DL Set instruction can be executed. In the Serial I/F Mode, DL setting is ignored.

N	F	Number of	Font size	Duty	Number of	Number of	
	_	display lines	1 0111 01=0		biases	common signals	
0	0	1	5×7	1/9	4	9	
0	1	1	5×10	1/12	4	12	
1	0	2	5×7	1/17	5	17	
1	1	2	5×7	1/17	5	17	

Note: The execution time of this instruction is $37 \,\mu s$ at an oscillation frequency (OSC) of 270 kHz.

7) CGRAM Address Setting

	RS ₁	RS_0	R/W	DB ₇	DB ₆	DB ₅	DB ₄	DB ₃	DB ₂	DB ₁	DB ₀
Instruction code:	1	0	0	0	1	C_5	C ₄	C_3	C_2	C ₁	C ₀

This instruction sets the character data corresponding to the CGRAM address represented by the bits C5 to C0 (binary).

The CGRAM addresses are valid until DDRAM or ABRAM addresses are set.

The CPU writes or reads character patterns starting from the one represented by the CGRAM address bits C_5 to C_0 set in the instruction code at that time.

Note: The execution time of this instruction is $37 \,\mu s$ at an oscillation frequency (OSC) of 270 kHz.

8) DDRAM Address Setting

	RS ₁	RS_0	R/W	DB ₇	DB ₆	DB_5	DB ₄	DB_3	DB_2	DB ₁	DB_0
Instruction code:	1	0	0	1	D ₆	D ₅	D ₄	D_3	D ₂	D ₁	D ₀

This instruction sets the character data corresponding to the DDRAM address represented by the bits D6 to D0 (binary).

The DDRAM addresses are valid until CGRAM or ABRAM addresses are set.

The CPU writes or reads character patterns starting from the one represented by the DDRAM address bits D6 to D0 set in the instruction code at that time.

In the 1–line mode (the "N" bit is "1"), the DDRAM address represented by bits D6 to D0 (binary) should be in the range "00" to "4F" in hexadecimal.

In the 2–line mode (the "N" bit is "2"), the DDRAM address represented by bits D6 to D0 (binary) should be in the range "00" to "27" or "40" to "67" in hexadecimal.

If an address other than above is input, the ML9044 cannot properly write a character code in or read it from the DDRAM.

Note: The execution time of this instruction is $37 \,\mu s$ at an oscillation frequency (OSC) of 270 kHz

9) DDRAM/ABRAM/CGRAM Data Write

_	RS ₁	RS_0	R/W	DB ₇	DB_6	DB ₅	DB_4	DB_3	DB_2	DB ₁	DB ₀
Instruction code:	1	1	0	E ₇	E ₆	E ₅	E ₄	E ₃	E ₂	E ₁	E ₀

This instruction writes data represented by bits E_7 to E_0 (binary) to DDRAM, ABRAM or CGRAM.

After data is written, the cursor, blink or display shifts according to the Cursor/Display Shift instruction (see 5)).

Note: The execution time of this instruction is $37 \,\mu s$ at an oscillation frequency (OSC) of 270 kHz.

10) Busy Flag/Address Counter Read (Execution time: 1 µs)

	RS ₁	RS_0	R/\overline{W}	DB ₇	DB_6	DB_5	DB ₄	DB_3	DB_2	DB ₁	DB_0	
Instruction code:	1	0	1	BF	06	05	04	03	02	01	00	

The "BF" bit (DB7) of this instruction tells whether the ML9044 is busy in internal operation (BF = "1") or not (BF = "0").

When the "BF" bit is "1", the ML9044 cannot accept any other instructions. Before inputting a new instruction, check that the "BF" bit is "0".

When the "BF" bit is "0", the ML9044 outputs the correct value of the address counter. The value of the address counter is equal to the DDRAM, ABRAM or CGRAM address. Which of the DDRAM, ABRAM and CGRAM addresses is set in the counter is determined by the preceding address setting.

When the "BF" bit is "1", the value of the address counter is not always correct because it may have been incremented or decremented by 1 during internal operation.

11) DDRAM/ABRAM/CGRAM Data Read

	RS ₁	RS_0	R/W	DB ₇	DB_6	DB ₅	DB ₄	DB_3	DB_2	DB ₁	DB_0
Instruction code:	1	1	1	P ₇	P ₆	P ₅	P ₄	P ₃	P ₂	P ₁	P ₀

A character code (P_7 to P_0) is read from the DDRAM, Display–ON data (P_7 to P_0) from the ABRAM or a character pattern (P_7 to P_0) from the CGRAM.

The DDRAM, ABRAM or CGRAM is selected at the preceding address setting.

After data is read, the address counter (ADC) is incremented or decremented as set by the Transfer Mode Setting instruction (see 3).

Note: Conditions for reading correct data

- (1) The DDRAM, ABRAM or CGRAM Setting instruction is input before this data read instruction is input.
- (2) When reading a character code from the DDRAM, the Cursor/Display Shift instruction (see 5) is input before this Data Read instruction is input.
- (3) When two or more consecutive RAM Data Read instructions are executed, the following read data is correct.

Correct data is not output under conditions other than the cases (1), (2) and (3) above.

Note: The execution time of this instruction is $37 \,\mu s$ at an oscillation frequency (OSC) of 270 kHz.

Expansion Instruction Codes

The busy status of the ML9044 is rather longer than the cycle time of the CPU, since the internal processing of the ML9044 starts at a timing which does not affect the display on the LCD. In the busy status (Busy Flag is "1"), the ML9041 executes the Busy Flag Read instruction only. Therefore, the CPU should ensure that the Busy Flag is "0" before sending an expansion instruction code to the ML9044.

1) Arbitrator Display Line Set

	RS ₁	RS_0	R/W	DB_7	DB_6	DB_5	DB_4	DB_3	DB_2	DB ₁	DB_0
Exparsion Instruction codes:	0	0	0	0	0	0	0	0	0	1	AS

This expansion instruction code sets the Arbitrator display line. The relationship between the status of this bit and the common outputs is as follows:

CSR	duty	AS bit	Shift direction	Arbitrator's comon pin
L	1/9	L	COM1 → COM9	COM9
L	1/9	Н	$COM2 \rightarrow COM9, COM1$	COM1
L	1/12	L	COM1 → COM12	COM12
L	1/12	Н	COM2 → COM12, COM1	COM1
L	1/17	L	COM1 → COM17	COM17
L	1/17	Н	COM2 → COM17, COM1	COM1
Н	1/9	L	COM9 → COM1	COM1
Н	1/9	Н	COM8 → COM1, COM9	COM9
Н	1/12	L	COM12 → COM1	COM1
Н	1/12	Н	COM11 → COM1, COM12	COM12
Н	1/17	Ĺ	COM17 → COM1	COM1
Н	1/17	Н	COM16 → COM1, COM17	COM17

2) Contrast Adjusting Data Write

	RS ₁	RS_0	R/W	DB ₇	DB_6	DB_5	DB ₄	DB_3	DB_2	DB ₁	DB_0	_
Exparsion Instraction codes:	0	0	0	0	0	1	F ₄	F ₃	F ₂	F ₁	F ₀	

This instruction writes contrast adjusting data (F_4 to F_0) to the contrast register.

After contrast adjusting data is written in the register, the potential (VLCD) output to the V_5 pin varies according to the data written.

The VLCD becomes maximum when the content of the contrast register is "1F" (hexadecimal) and becomes minimum when it is "00" (hexadecimal).

Note: The execution time of this instruction is $37 \,\mu s$ at an oscillation frequency (OSC) of 270 kHz.

3) Contrast Adjusting Data Read

	RS ₁	RS_0	R/W	DB_7	DB_6	DB_5	DB_4	DB_3	DB_2	DB ₁	DB_0
Exparsion Instruction code:	0	0	1	0	0	0	G_4	G ₃	G ₂	G ₁	G ₀

This instruction reads contrast adjusting data (G_4 to G_0) from the contrast register.

Note: The execution time of this instruction is $37 \,\mu s$ at an oscillation frequency (OSC) of 270 kHz.

4) ABRAM Address Setting

	RS ₁	RS_0	R/W	DB ₇	DB ₆	DB ₅	DB_4	DB_3	DB_2	DB ₁	DB_0	
Exparsion Instruction code:	0	0	1	0	1	1	H ₄	H ₃	H ₂	H ₁	H ₀	

This instruction sets the character data corresponding to the ABRAM address represented by the bits H_4 to H_0 (binary).

The ABRAM addresses are valid until CGRAM or DDRAM addresses are set.

The CPU writes or reads character patterns starting from the one represented by the ABRAM address bits H_4 to H_0 set in the instruction code at that time.

The ABRAM address represented by bits H4 to H0 (binary) should be in the range "00" to "13" in hexadecimal.

If an address other than above is input, the ML9044 cannot properly write a character code in or read it from the DDRAM.

Note: The execution time of this instruction is $37 \,\mu s$ at an oscillation frequency (OSC) of 270 kHz.

LCD Drive Waveforms


The COM and SEG waveforms (AC signal waveforms for display) vary according to the duty (1/9, 1/12 and 1/17 duties). See 1) to 3) below.

The relationship between the duty ratio and the frame frequency is as follows:

Duty ratio	Frame Frequency
1/9	75.0Hz
1/12	56.3Hz
1/17	79.4Hz


Note: At an oscillation frequency (OSC) of 270 kHz

(1) Driving the LCD of one 24–character line (1/9 duty, CSR = L, AS = 0) under the conditions of the 1–line display mode and the character font of 5×7 dots




• COM₁₀ to COM₁₇ output Display–OFF common signals.

(2) Driving the LCD of one 24–character line (1/12 duty, CSR = L, AS = 0) under the conditions of the 1–line display mode and the character font of 5×10 dots




- COM₁₃ to COM₁₇ output Display–OFF common signals.
- (3) Driving the LCD of two 24–character line (1/17 duty, CSR = L, AS = 0) under the conditions of the 2–line display mode and the character font of 5×7 dots




EXAMPLES OF VLCD GENERATION CIRCUITS


• With 1/4bias, a built-in contrast adjusting circuit and a voltage multiplier




• With 1/5 bias, a built–in contrast adjusting circuit and the V5 level input from an external circuit




1) COM and SEG Waveforms on 1/9 Duty



2) COM and SEG Waveforms on 1/12 Duty



3) COM and SEG Waveforms on 1/17 Duty



Initial Setting of Instructions

- (a) Data transfer from and to the CPU using 8 bits of DB0 to DB7
- 1) Turn on the power.
- 2) Wait for 15 ms or more after V_{DD} has reached 2.5V or higher.
- 3) Set "8 bits" with the Function Setting instruction.
- 4) Wait for 4.1 ms or more.
- 5) Set "8 bits" with the Function Setting instruction.
- 6) Wait for 100 μs or more.
- 7) Set "8 bits" with the Function Setting instruction.
- 8) Check the Busy Flag for No Busy (or wait for 100 µs or more).
- 9) Set "8 bits", "Number of LCD lines" and "Font size" with the Function Setting instruction. (After this, the number of LCD lines and the font size cannot be changed.)
- 10) Check the Busy Flag for No Busy.
- 11) Execute the Display Mode Setting Instruction, Display Clear Instruction, Entry Mode Setting Instruction and Arbitrator Display Line Setting Instruction.
- 12) Check the Busy Flag for No Busy.
- 13) Initialization is completed.

An example of instruction code for 3), 5) and 7)

RS ₁	RS_0	R/W	DB ₇	DB_6	DB ₅	DB_4	DB_3	DB_2	DB ₁	DB_0
1	0	0	0	0	1	1	×	×	×	×

×: Don't Care

- (b) Data transfer from and to the CPU using 8 bits of DB4 to DB7
- 1) Turn on the power.
- 2) Wait for 15 ms or more after V_{DD} has reached 2.5V or higher.
- 3) Set "8 bits" with the Function Setting instruction.
- 4) Wait for 4.1 ms or more.
- 5) Set "8 bits" with the Function Setting instruction.
- 6) Wait for 100 μs or more.
- 7) Set "8 bits" with the Function Setting instruction.
- 8) Check the Busy Flag for No Busy (or wait for 100 µs or longer).
- 9) Set "4 bits" with the Function Setting instruction.
- 10) Wait for 100 μs or longer.
- 11) Set "4 bits", "Number of LCD lines" and "Font size" with the Initial Setting instruction. (After this, the number of LCD lines and the font size cannot be changed.)
- 12) Check the Busy Flag for No Busy.
- 13) Execute the Display Mode Setting Instruction, Display Clear Instruction, Entry Mode Setting Instruction and Arbitrator Display Line Setting Instruction
- 14) Check the Busy Flag for No Busy.
- 15) Initialization is completed.

An example of instruction code for 3), 5) and 7)

RS ₁	RS_0	R/W	DB_7	DB ₆	DB ₅	DB ₄
1	0	0	0	0	1	1

An example of instruction code for 9)


RS ₁	RS_0	R/W	DB ₇	DB ₆	DB_5	DB_4
1	0	0	0	0	1	0


^{*:} In 13), check the Busy Flag for No Busy before executing each instruction.


- (c) Data transfer from and to the CPU using the serial I/F
- 1) Turn on the power.
- 2) Wait for 15 ms or more after VDD has reached 2.5V or higher.
- 3) Set "Number of LCD lines" and "Font size" with the Function Setting Instruction.
- 4) Execute the Display Mode Setting Instruction, the Display Clear Instruction, the Entry Mode Instruction and the Arbitrator Display Line Setting Instruction.
- 5) Check the busy flag for No Busy.
- 6) Initialization is completed.


^{*:} In 3) and 4), check the Busy Flag for No Busy before executing each instruction.

Relationship Between Character Codes and Character patterns










PAD CONFIGURATION



Pad Coordinates

Pad	Symbol	Χ (μm)	Υ (μm)
1	V ₁	-5103	-1099.8
2	V ₂	-4914	-1099.8
3	V _{3A}	-4725	-1099.8
4	V _{3B}	-4536	-1099.8
5	V ₄	-4347	-1099.8
6	V ₅	-4158	-1099.8
7	V _{5IN}	-3969	-1099.8
8	V _{CC}	-3780	-1099.8
9	V _C	-3591	-1099.8
10	V _{IN}	-3402	-1099.8
11	BEB	-3213	-1099.8
12	V_{DD}	-3024	-1099.8
13	CSR	-2835	-1099.8
14	SSR	-2646	-1099.8
15	P/S	-2457	-1099.8
16	V _{SS}	-2268	-1099.8
17	DB ₇	-2079	-1099.8
18	DB ₆	-1890	-1099.8
19	DB ₅	-1701	-1099.8
20	DB ₄	-1512	-1099.8

Pad	Symbol	Χ (μm)	Υ (μm)	
21	DB ₃	-1323	-1099.8	
22	DB ₂	-1134	-1099.8	
23	DB ₁	-945	-1099.8	
24	DB ₀	-756	-1099.8	
25	E	-567	-1099.8	
26	R/W	-378	-1099.8	
27	RS ₀	-189	-1099.8	
28	RS ₁	0	-1099.8	
29	S0	189	-1099.8	
30	SI	378	-1099.8	
31	SHT	567	-1099.8	
32	CS	756	-1099.8	
33	OSC ₂	945	-1099.8	
34	OSC _R	1134	-1099.8	
35	OSC ₁	1323	-1099.8	
36	T ₃	1512	-1099.8	
37	T ₂	1701	-1099.8	
38	T ₁	1890	-1099.8	
39	COM ₁	2079	-1099.8	
40	COM ₂	2268	-1099.8	

Pad	Symbol	Χ (μm)	Υ (μm)	Pad	Symbol	Χ (μm)	Υ (μm)
41	COM ₃	2457	-1099.8	81	SEG ₁₀₂	3486	1087.8
42	COM ₄	2646	-1099.8	82	SEG ₁₀₁	3402	1087.8
43	COM ₅	2835	-1099.8	83	SEG ₁₀₀	3318	1087.8
44	COM ₆	3024	-1099.8	84	SEG ₉₉	3234	1087.8
45	COM ₇	3213	-1099.8	85	SEG ₉₈	3150	1087.8
46	COM ₈	3402	-1099.8	86	SEG ₉₇	3066	1087.8
47	COM ₉	3591	-1099.8	87	SEG ₉₆	2982	1087.8
48	COM ₁₀	3780	-1099.8	88	SEG ₉₅	2898	1087.8
49	COM ₁₁	3969	-1099.8	89	SEG ₉₄	2814	1087.8
50	COM ₁₂	4158	-1099.8	90	SEG ₉₃	2730	1087.8
51	COM ₁₃	4347	-1099.8	91	SEG ₉₂	2646	1087.8
52	COM ₁₄	4536	-1099.8	92	SEG ₉₁	2562	1087.8
53	COM ₁₅	4725	-1099.8	93	SEG ₉₀	2478	1087.8
54	COM ₁₆	4914	-1099.8	94	SEG ₈₉	2394	1087.8
55	COM ₁₇	5103	-1099.8	95	SEG ₈₈	2310	1087.8
56	DUMMY	5184	-720	96	SEG ₈₇	2226	1087.8
57	DUMMY	5184	-480	97	SEG ₈₆	2142	1087.8
58	DUMMY	5184	-240	98	SEG ₈₅	2058	1087.8
59	DUMMY	5184	0	99	SEG ₈₄	1974	1087.8
60	DUMMY	5184	240	100	SEG ₈₃	1890	1087.8
61	DUMMY	5184	480	101	SEG ₈₂	1806	1087.8
62	DUMMY	5184	720	102	SEG ₈₁	1722	1087.8
63	SEG ₁₂₀	4998	1087.8	103	SEG ₈₀	1638	1087.8
64	SEG ₁₁₉	4914	1087.8	104	SEG ₇₉	1554	1087.8
65	SEG ₁₁₈	4830	1087.8	105	SEG ₇₈	1470	1087.8
66	SEG ₁₁₇	4746	1087.8	106	SEG ₇₇	1386	1087.8
67	SEG ₁₁₆	4662	1087.8	107	SEG ₇₆	1302	1087.8
68	SEG ₁₁₅	4578	1087.8	108	SEG ₇₅	1218	1087.8
69	SEG ₁₁₄	4494	1087.8	109	SEG ₇₄	1134	1087.8
70	SEG ₁₁₃	4410	1087.8	110	SEG ₇₃	1050	1087.8
71	SEG ₁₁₂	4326	1087.8	111	SEG ₇₂	966	1087.8
72	SEG ₁₁₁	4242	1087.8	112	SEG ₇₁	882	1087.8
73	SEG ₁₁₀	4158	1087.8	113	SEG ₇₀	798	1087.8
74	SEG ₁₀₉	4074	1087.8	114	SEG ₆₉	714	1087.8
75	SEG ₁₀₈	3990	1087.8	115	SEG ₆₈	630	1087.8
76	SEG ₁₀₇	3906	1087.8	116	SEG ₆₇	546	1087.8
77	SEG ₁₀₆	3822	1087.8	117	SEG ₆₆	462	1087.8
78	SEG ₁₀₅	3738	1087.8	118	SEG ₆₅	378	1087.8
79	SEG ₁₀₄	3654	1087.8	119	SEG ₆₄	294	1087.8
80	SEG ₁₀₃	3570	1087.8	120	SEG ₆₃	210	1087.8

Pad	Symbol	Χ (μm)	Υ (μm)	Pad	Symbol	Χ (μm)	Υ (μm)
121	SEG ₆₂	126	1087.8	156	SEG ₂₇	-2814	1087.8
122	SEG ₆₁	42	1087.8	157	SEG ₂₆	-2898	1087.8
123	SEG ₆₀	-42	1087.8	158	SEG ₂₅	-2982	1087.8
124	SEG ₅₉	-126	1087.8	159	SEG ₂₄	-3066	1087.8
125	SEG ₅₈	-210	1087.8	160	SEG ₂₃	-3150	1087.8
126	SEG ₅₇	-294	1087.8	161	SEG ₂₂	-3234	1087.8
127	SEG ₅₆	-378	1087.8	162	SEG ₂₁	-3318	1087.8
128	SEG ₅₅	-462	1087.8	163	SEG ₂₀	-3402	1087.8
129	SEG ₅₄	-546	1087.8	164	SEG ₁₉	-3486	1087.8
130	SEG ₅₃	-630	1087.8	165	SEG ₁₈	-3570	1087.8
131	SEG ₅₂	-714	1087.8	166	SEG ₁₇	-3654	1087.8
132	SEG ₅₁	-798	1087.8	167	SEG ₁₆	-3738	1087.8
133	SEG ₅₀	-882	1087.8	168	SEG ₁₅	-3822	1087.8
134	SEG ₄₉	-966	1087.8	169	SEG ₁₄	-3906	1087.8
135	SEG ₄₈	-1050	1087.8	170	SEG ₁₃	-3990	1087.8
136	SEG ₄₇	-1134	1087.8	171	SEG ₁₂	-4074	1087.8
137	SEG ₄₆	-1218	1087.8	172	SEG ₁₁	-4158	1087.8
138	SEG ₄₅	-1302	1087.8	173	SEG ₁₀	-4242	1087.8
139	SEG ₄₄	-1386	1087.8	174	SEG ₉	-4326	1087.8
140	SEG ₄₃	-1470	1087.8	175	SEG ₈	-4410	1087.8
141	SEG ₄₂	-1554	1087.8	176	SEG ₇	-4494	1087.8
142	SEG ₄₁	-1638	1087.8	177	SEG ₆	-4578	1087.8
143	SEG ₄₀	-1722	1087.8	178	SEG ₅	-4662	1087.8
144	SEG ₃₉	-1806	1087.8	179	SEG ₄	-4746	1087.8
145	SEG ₃₈	-1890	1087.8	180	SEG ₃	-4830	1087.8
146	SEG ₃₇	-1974	1087.8	181	SEG ₂	-4914	1087.8
147	SEG ₃₆	-2058	1087.8	182	SEG ₁	-4998	1087.8
148	SEG ₃₅	-2142	1087.8	183	DUMMY	-5184	720
149	SEG ₃₄	-2226	1087.8	184	DUMMY	-5184	480
150	SEG ₃₃	-2310	1087.8	185	DUMMY	-5184	240
151	SEG ₃₂	-2394	1087.8	186	DUMMY	-5184	0
152	SEG ₃₁	-2478	1087.8	187	DUMMY	-5184	-240
153	SEG ₃₀	-2562	1087.8	188	DUMMY	-5184	-480
154	SEG ₂₉	-2646	1087.8	189	DUMMY	-5184	-720
155	SEG ₂₈	-2730	1087.8				

NOTICE

- 1. The information contained herein can change without notice owing to product and/or technical improvements. Before using the product, please make sure that the information being referred to is up-to-date.
- 2. The outline of action and examples for application circuits described herein have been chosen as an explanation for the standard action and performance of the product. When planning to use the product, please ensure that the external conditions are reflected in the actual circuit, assembly, and program designs.
- 3. When designing your product, please use our product below the specified maximum ratings and within the specified operating ranges including, but not limited to, operating voltage, power dissipation, and operating temperature.
- 4. Oki assumes no responsibility or liability whatsoever for any failure or unusual or unexpected operation resulting from misuse, neglect, improper installation, repair, alteration or accident, improper handling, or unusual physical or electrical stress including, but not limited to, exposure to parameters beyond the specified maximum ratings or operation outside the specified operating range.
- 5. Neither indemnity against nor license of a third party's industrial and intellectual property right, etc. is granted by us in connection with the use of the product and/or the information and drawings contained herein. No responsibility is assumed by us for any infringement of a third party's right which may result from the use thereof.
- 6. The products listed in this document are intended for use in general electronics equipment for commercial applications (e.g., office automation, communication equipment, measurement equipment, consumer electronics, etc.). These products are not authorized for use in any system or application that requires special or enhanced quality and reliability characteristics nor in any system or application where the failure of such system or application may result in the loss or damage of property, or death or injury to humans. Such applications include, but are not limited to, traffic and automotive equipment, safety devices, aerospace equipment, nuclear power control, medical equipment, and life-support systems.
- 7. Certain products in this document may need government approval before they can be exported to particular countries. The purchaser assumes the responsibility of determining the legality of export of these products and will take appropriate and necessary steps at their own expense for these.
- 8. No part of the contents contained herein may be reprinted or reproduced without our prior permission.
- 9. MS-DOS is a registered trademark of Microsoft Corporation.

Copyright 1999 Oki Electric Industry Co., Ltd.