DRAM

1 MEG x 4 DRAM

STATIC-COLUMN

FEATURES

- Industry-standard x4 pinout, timing, functions and packages
- High-performance CMOS silicon-gate process
- Single +5V ±10% power supply
- Low power, 3mW standby; 275mW active, typical
- · All inputs, outputs and clocks are TTL-compatible
- 1,024-cycle refresh distributed across 16ms
- Refresh modes: RAS-ONLY, CAS-BEFORE-RAS (CBR), and HIDDEN
- STATIC-COLUMN access cycle

OPTIONS	MARKING
Timing	
70ns access	-7
80ns access	-8
• Packages	
Plastic SOJ (300 mil)	DJ
Plastic ZIP (350 mil)	Z

Part Number Example: MT4C4003JDJ-7

GENERAL DESCRIPTION

The MT4C4003J is a randomly accessed solid-state memory containing 4,194,304 bits organized in a x4 configuration. During READ or WRITE cycles, each bit is uniquely addressed through the 20 address bits, which are entered 10 bits (A0-A9) at a time. RAS is used to latch the first 10 bits and CAS the latter 10 bits. READ and WRITE cycles are selected with the WE input. A logic HIGH on WE dictates READ mode while a logic LOW on WE dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of WE or CAS, whichever occurs last. If WE goes LOW prior to CAS going LOW, the output pin(s) remain open (High-Z) until the next CAS cycle. If WE goes LOW after data reaches the output pin(s), data-out (Q) is activated and retains the selected cell data as long as CAS remains LOW (regardless of WE or RAS). This late WE pulse results in a READ-WRITE cycle. The four data inputs and four data outputs are routed through four pins using common I/O and pin direction is controlled by \overline{WE} and \overline{OE} .

STATIC-COLUMN operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a


PIN A	ASSIGNMEN	IT (Top View)
	n SOJ C-1)	20-Pin ZIP (DB-2)
DQ1	26 D Vss 25 D DQ4 24 DQ3 23 D CAS 22 D OE 18 D A8 17 D A7 16 D A6 15 D A5 14 D A4	OE 1

row-address-defined (A0-A9) page boundary. After the first read, any column-address transition will result in new data-out. Unlike PAGE-MODE, which requires \overline{CAS} to be toggled for each successive PAGE-MODE access, STATIC-COLUMN allows \overline{CAS} to be left LOW for successive STATIC-COLUMN accesses. Returning \overline{RAS} HIGH terminates the STATIC-COLUMN operation.

Returning RAS and CASHIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the RAS high time. Memory cell data is retained in its correct state by maintaining power and executing any RAS cycle (READ, WRITE) or RAS REFRESH cycle (RAS-ONLY, CBR, or HID-DEN) so that all 1,024 combinations of RAS addresses (A0-A9) are executed at least every 16ms, regardless of sequence. The CBR REFRESH cycle will invoke the internal refresh counter for automatic RAS addressing.



FUNCTIONAL BLOCK DIAGRAM STATIC-COLUMN



*NOTE: 1. WE LOW prior to CAS LOW, EW detection circuit output is a HIGH (EARLY-WRITE)

2. CAS LOW prior to WE LOW, EW detection circuit output is a LOW (LATE-WRITE)

TRUTH TABLE

						ADDRE	SSES	DATA-IN/OUT
FUNCTION		RAS	CAS	WE	ŌĒ	^t R	tC	DQ1-DQ4
Standby		Н	H→X	Х	Х	Х	Х	High-Z
READ		L	L	Н	L	ROW	COL	Data-Out
EARLY-WRITE		L	L	L	Х	ROW	COL	Data-In
READ-WRITE		L	L	H→L	L→H	ROW	COL	Data-Out, Data-In
STATIC-COLUMN	1st Cycle	L	L	Н	L	ROW	COL	Data-Out
READ	2nd Cycle	L	L	Н	L	n/a	COL	Data-Out
STATIC-COLUMN	1st Cycle	L	L	L	Х	ROW	COL	Data-In
EARLY-WRITE	2nd Cycle	L	L	L	Х	n/a	COL	Data-In
STATIC-COLUMN	1st Cycle	L	L	H→L	L→H	ROW	COL	Data-Out, Data-In
READ-WRITE	2nd Cycle	L	L	H→L	L→H	n/a	COL	Data-Out, Data-In
RAS-ONLY REFRESH	•	L	Н	Х	Х	ROW	n/a	High-Z
HIDDEN	READ	L→H→L	L	Н	L	ROW	COL	Data-Out
REFRESH	WRITE	L→H→L	L	L	Х	ROW	COL	Data-In
CBR REFRESH	•	H→L	L	Н	Х	Х	Х	High-Z



ABSOLUTE MAXIMUM RATINGS*

 *Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 3, 4, 6, 7) ($Vcc = 5V \pm 10\%$)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	Vcc	4.5	5.5	V	1
Input High (Logic 1) Voltage, all inputs	Vін	2.4	Vcc+1	V	1
Input Low (Logic 0) Voltage, all inputs	VIL	-1.0	0.8	V	1
INPUT LEAKAGE CURRENT Any input $0V \le V_{IN} \le 6.5V$ (All other pins not under test = $0V$)	lı	-2	2	μА	
OUTPUT LEAKAGE CURRENT (Q is disabled; 0V ≤ Vouт ≤ 5.5V)	loz	-10	10	μА	
OUTPUT LEVELS Output High Voltage (Iout = -5mA)	Vон	2.4		٧	
Output Low Voltage (lout = 4.2mA)	Vol		0.4	٧	

		M	AX		
PARAMETER/CONDITION	SYMBOL	-7	-8	UNITS	NOTES
STANDBY CURRENT: (TTL) (RAS = CAS = V _{IH})	lcc1	2	2	mA	
STANDBY CURRENT: (CMOS) (RAS = CAS = Vcc -0.2V)	Icc2	1	1	mA	
OPERATING CURRENT: Random READ/WRITE Average power supply current (RAS, CAS, Address Cycling: ^t RC = ^t RC [MIN])	Іссз	100	90	mA	3, 4, 28
OPERATING CURRENT: STATIC-COLUMN Average power supply current (RAS, CAS, Address Cycling: ^t RC = ^t RC [MIN])	Icc4	70	60	mA	3, 4, 28
REFRESH CURRENT: RAS-ONLY Average power supply current (RAS Cycling, CAS = VIH: ¹RC = ¹RC [MIN])	lcc5	100	90	mA	3, 28
REFRESH CURRENT: CBR Average power supply current (RAS, CAS, Address Cycling: ^t RC = ^t RC [MIN])	Icc6	100	90	mA	3, 5

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A9	Ci1		5	pF	2
Input Capacitance: RAS, CAS, WE, OE	C ₁₂		7	pF	2
Input/Output Capacitance: DQ	Cio		7	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13, 23) (Vcc = 5.V ±10%)

AC CHARACTERISTICS			-7		-8		
PARAMETER	SYM	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	^t RC	130		150		ns	
READ-WRITE cycle time	^t RWC	185		205		ns	
STATIC-COLUMN	tsc	40		45		ns	
READ or WRITE cycle time							
STATIC-COLUMN	¹SRWC	100		110		ns	
READ-WRITE cycle time							
Access time from RAS	^t RAC		70		80	ns	14
Access time from CAS	'CAC		20		20	ns	15
Output Enable	^t OE		20		20	ns	23
Access time from column-address	t _{AA}		35		40	ns	
RAS pulse width	†RAS	70	100,000	80	100,000	ns	
RAS pulse width (STATIC-COLUMN)	†RASC	70	200,000	80	200,000	ns	
RAS hold time	^t RSH	20		20		ns	
RAS precharge time	^t RP	50		60		ns	
CAS pulse width	†CAS	20	100,000	20	100,000	ns	
CAS hold time	tCSH	70		80		ns	
CAS precharge time	^t CPN	10		10		ns	16
CAS precharge time (STATIC-COLUMN)	[†] CP	10	1	10	1	ns	
RAS to CAS delay time	^t RCD	20	50	20	60	ns	17
CAS to RAS precharge time	¹ CRP	10		10		ns	
Row-address setup time	†ASR	0		0		ns	
Row-address hold time	tRAH.	10	Ť l	10		ns	
RAS to column-	†RAD	15	35	15	40	ns	18
address delay time							
Column-address setup time	†ASC	0		0		ns	
Column-address hold time	^t CAH	15		15		ns	
Column-address hold time (referenced to RAS)	^t AR	75		85		ns	
Column-address to RAS lead time	^t RAL	35		40		ns	
Read command setup time	tRCS	0		0		ns	
Read command hold time (referenced to CAS)	tRCH	0		0		ns	19
Read command hold time (referenced to RAS)	tRRH	0		0		ns	19
CAS to output in Low-Z	¹CLZ	0		0		ns	
Output buffer turn-off delay	^t OFF	3	20	3	20	ns	20, 29
Column-address hold time	tAWR	55		60		ns	
(referenced to RAS)							
WE command setup time	twcs	0		0		ns	21, 27
Write command hold time	¹WCH	15		15	1	ns	
Write command hold time	¹WCR	55		60		ns	
(referenced to RAS)							
Write command pulse width	tWP	15		15	T	ns	
Write command to RAS lead time	¹RWL	20	† " —	20		ns	1



ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13, 23) ($Vcc = 5V \pm 10\%$)


AC CHARACTERISTICS		-7			8	T 1	
PARAMETER	SYM	MIN	MAX	MIN	MAX	UNITS	NOTES
Write command to CAS lead time	tCWL	20		20		ns	
Data-in setup time	^t DS	0		0	1	ns	22
Data-in hold time	tDH	15		15		ns	22
Data-in hold time (referenced to RAS)	^t DHR	55		60		ns	
RAS to WE delay time	†RWD	100		110		ns	21
Column-address to WE delay time	¹AWD	65		70		ns	21
CAS to WE delay time	tCWD	50		50	 	ns	21
Transition time (rise or fall)	ŀΤ	3	50	3	50	ns	9, 10
Refresh period (1,024 cycles)	†REF	 	16		16	ms	0, 10
RAS to CAS precharge time	^t RPC	0		0		ns	
CAS setup time (CBR REFRESH)	^t CSR	10		10		ns	5
CAS hold time (CBR REFRESH)	^t CHR	15		15		ns	5
WE hold time (CBR REFRESH)	†WRH	10		10		ns	25
WE setup time (CBR REFRESH)	†WRP	10		10		ns	25
WE hold time (WCBR test cycle)	tWTH	10		10		ns	25
WE setup time (WCBR test cycle)	twts	10		10		ns	25
OE setup prior to RAS during HIDDEN REFRESH cycle	†ORD	0		0		ns	
Output disable	[†] OD		20	T	20	ns	27
OE hold time from WE during READ-MODIFY-WRITE cycle	†OEH	20		20		ns	26
Write inactive time	tWI	10		10		ns	
Previous WRITE to column-address delay time	tLWAD	20	30	20	35	ns	
Previous WRITE to column-address hold time	tAHLW	65		75		ns	
RAS hold time referenced to OE	†ROH	10		10	-	ns	
Output data hold time from column-address	tAOH	5		5		ns	
Output data enable from WRITE	tow	¹AA + 5		[†] AA + 5		ns	
Access time from last WRITE	†ALW	65		75		ns	
Column-address hold time referenced to RAS HIGH	^t AH	5		10		ns	
CAS pulse width in STATIC-COLUMN mode	'csc	^t CAS		^t CAS		ns	

NOTES


- 1. All voltages referenced to Vss.
- 2. This parameter is sampled. $Vcc = 5V \pm 10\%$; f = 1 MHz.
- 3. Icc is dependent on cycle rates.
- Icc is dependent on output loading and cycle rates.
 Specified values are obtained with minimum cycle time and the outputs open.
- 5. Enables on-chip refresh and address counters.
- The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range is assured.
- An initial pause of 100µs is required after power-up followed by eight RAS refresh cycles (RAS-ONLY or CBR with WE HIGH) before proper device operation is assured. The eight RAS cycle wake-ups should be repeated any time the ^tREF refresh requirement is exceeded.
- 8. AC characteristics assume ${}^{t}T = 5ns$.
- VIH (MIN) and VIL (MAX) are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL (or between VIL and VIH).
- In addition to meeting the transition rate specification, all input signals must transit between Vih and Vil (or between Vil and Vih) in a monotonic manner.
- 11. If $\overline{CAS} = V_{IH}$, data output is High-Z.
- 12. If $\overline{\text{CAS}} = V_{\text{IL}}$, data output may contain data from the last valid READ cycle.
- 13. Measured with a load equivalent to two TTL gates and 100pF.
- 14. Assumes that ^tRCD < ^tRCD (MAX). If ^tRCD is greater than the maximum recommended value shown in this table, ^tRAC will increase by the amount that ^tRCD exceeds the value shown.
- 15. Assumes that ${}^{t}RCD \ge {}^{t}RCD$ (MAX).
- 16. If CAS is LOW at the falling edge of RAS, Q will be maintained from the previous cycle. To initiate a new cycle and clear the data-out buffer, CAS must be pulsed HIGH for ^tCPN.
- 17. Operation within the ^tRCD (MAX) limit ensures that ^tRAC (MAX) can be met. ^tRCD (MAX) is specified as a reference point only; if ^tRCD is greater than the specified ^tRCD (MAX) limit, then access time is controlled exclusively by ^tCAC.
- 18. Operation within the ^tRAD (MAX) limit ensures that ^tRAC (MIN) and ^tCAC (MIN) can be met. ^tRAD (MAX) is specified as a reference point only; if ^tRAD is greater than the specified ^tRAD (MAX) limit, then access time is controlled exclusively by ^tAA.
- 19. Either ^tRCH or ^tRRH must be satisfied for a READ cycle.

- 20. 'OFF (MAX) defines the time at which the output achieves the open circuit condition, and is not referenced to VOH or VOL.
- 21. ¹WCS, ¹RWD, ¹AWD and ¹CWD are not restrictive operating parameters. ¹WCS applies to EARLY-WRITE cycles. ¹RWD, ¹AWD and ¹CWD apply to READ-MODIFY-WRITE cycles. If ¹WCS ≥ ¹WCS (MIN), the cycle is an EARLY-WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If ¹RWD ≥ ¹RWD (MIN), ¹AWD ≥ ¹AWD (MIN) and ¹CWD ≥ ¹CWD (MIN), the cycle is a READ-MODIFY-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of data-out is indeterminate. OE held HIGH and WE taken LOW after CAS goes LOW results in a LATE-WRITE (OE-controlled) cycle. ¹WCS, ¹RWD, ¹CWD and ¹AWD are not applicable in a LATE-WRITE cycle.
- These parameters are referenced to CAS leading edge in EARLY-WRITE cycles and WE leading edge in LATE-WRITE or READ-MODIFY-WRITE cycles.
- 23. If OE is tied permanently LOW, LATE-WRITE or READ-MODIFY-WRITE operations are not possible.
- 24. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, WE = LOW and OE = HICH
- 25. 'WTS and 'WTH are setup and hold specifications for the WE pin being held LOW to enable the JEDEC test mode (with CBR timing constraints). These two parameters are the inverts of 'WRP and 'WRH in the CBR REFRESH cycle.
- 26. LATE-WRITE and READ-MODIFY-WRITE cycles must have both ¹OD and ¹OEH met (OE HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. If OE is taken back LOW while CAS remains LOW, the DQs will remain open.
- 27. The DQs open during READ cycles once ^tOD or ^tOFF occur. If CAS goes HIGH before OE, the DQs will open regardless of the state of OE. If CAS stays LOW while OE is brought HIGH, the DQs will open. If OE is brought back LOW (CAS still LOW), the DQs will provide the previously read data.
- 28. Column-address changed one while RAS = VIL and \overline{CAS} = VIH
- The 3ns minimum is a parameter guaranteed by design.


READ CYCLE




EARLY-WRITE CYCLE




READ-WRITE CYCLE (LATE-WRITE and READ-MODIFY-WRITE CYCLES)




STATIC-COLUMN READ CYCLE



STATIC-COLUMN EARLY-WRITE CYCLE (CAS-Controlled)



STATIC-COLUMN EARLY-WRITE CYCLE (WE-Controlled)




DON'T CARE


₩ undefined



STATIC-COLUMN READ-WRITE CYCLE (LATE-WRITE and READ-MODIFY-WRITE CYCLES)



RAS-ONLY REFRESH CYCLE (ADDR = A0-A9; WE = DON'T CARE)




DON'T CARE




CBR REFRESH CYCLE

(A0-A9 and $\overline{OE} = DON'T CARE$)



HIDDEN REFRESH CYCLE 24

 $(\overline{WE} = HIGH; \overline{OE} = LOW)$



4 MEG POWER-UP AND REFRESH CONSTRAINTS

The EIA/JEDEC 4 Meg DRAM introduces two potential incompatibilities compared to the previous generation 1 Meg DRAM. The incompatibilities involve refresh and power-up. Understanding these incompatibilities and providing for them will offer the designer and system user greater compatibility between the 1 Meg and 4 Meg.

REFRESH

The most commonly used refresh cycle of the 1 Meg is the CBR REFRESH cycle. The CBR for the 1 Meg specifies the $\overline{\text{WE}}$ pin as a "don't care." The 4 Meg, on the other hand, specifies the CBR REFRESH mode with the $\overline{\text{WE}}$ pin held at a voltage HIGH level.


A CBR cycle with $\overline{\text{WE}}$ LOW will put the 4 Meg into the JEDEC-specified test mode (WCBR).

POWER-UP

The 4 Meg JEDEC test mode constraint may introduce another problem. The 1 Meg POWER-UP cycle requires a 100 μ s delay followed by any eight RAS cycles. The 4 Meg POWER-UP is more restrictive in that eight RAS-ONLY REFRESH or CBR REFRESH (WE held HIGH) cycles must be used. The restriction is needed since the 4 Meg may power-up in the JEDEC-specified test mode and must exit out of the test mode. The only way to exit the 4 Meg JEDEC test mode is with either a RAS-ONLY REFRESH cycle or a CBR REFRESH cycle (WE held HIGH).

SUMMARY

- The 1 Meg CBR REFRESH allows the WE pin to be "don't care" while the 4 Meg CBR requires WE to be HIGH.
- The eight RAS wake-up cycles on the 1 Meg may be any valid RAS cycle while the 4 Meg may only use RAS-ONLY or CBR REFRESH cycles (WE held HIGH).



COMPARISON OF 4 MEG TEST MODE AND WCBR TO 1 MEG CBR