



ULP Memory Solutions 670 North McCarthy Blvd. Suite 220 Milpitas, CA 95035 PH: 408-935-7777, FAX: 408-935-7770

# 4Mb Ultra-Low Power Asynchronous CMOS SRAMs 256K × 16 bit POWER SAVER TECHNOLOGY TM

#### Overview


The N04L1630C2B is an integrated memory device containing a 4 Mbit Static Random Access Memory organized as 262,144 words by 16 bits. The device is designed and fabricated using AMI Semiconductor's advanced CMOS technology to provide both high-speed performance and ultra-low power. The device operates with two chip enable  $(\overline{CE1}$  and CE2) controls and output enable  $(\overline{OE})$  to allow for easy memory expansion. Byte controls (UB and LB) allow the upper and lower bytes to be accessed independently and can also be used to deselect the device. The N04L1630C2B is optimized for the ultimate in low power and is suited for various applications where ultra-lowpower is critical such as medical applications, battery backup and power sensitive hand-held devices. The unique page mode operation saves operating power while improving the performance over standard SRAMs. The device can operate over a very wide temperature range of -40°C to +85°C and is available in JEDEC standard packages compatible with other standard 256Kb x 16 SRAMs.

#### **Features**

- Wide Power Supply Range 2.7 to 3.6 Volts
- Very low standby current 1uA (Typical)
- Very low operating current 2.0mA at 1µs (Typical)
- Very low Page Mode operating current 0.8mA at 1µs (Typical)
- Simple memory control
   Dual Chip Enables (CE1 and CE2)
   Byte control for independent byte operation
   Output Enable (OE) for memory expansion
- Very fast output enable access time 30ns OE Access Time 55ns Random Access Time 30ns Page Mode Access Time
- · Automatic power down to standby mode
- TTL compatible three-state output driver
- RoHS Compliant TSOP and BGA packages


#### **Product Family**

Part Number	Package Type	Operating Temperature	Power Supply (Vcc)	Speed Options	Standby Current (I <sub>SB</sub> ), Typical	Operating Current (Icc), Typical
N04L1630C2BB2	48-BGA Green	4000 1 0500	2.7V - 3.6V	55ns	1µA	2 mA @ 1MHz
N04L1630C2BT2	44-TSOP II Green	-40°C to +85°C	2.1 V - 3.0V	70ns	ιμΑ	2 111A @ 11VIAZ



## **Pin Descriptions**

Pin Name	Pin Function
A <sub>0</sub> -A <sub>17</sub>	Address Inputs
WE	Write Enable Input
CE1	Chip Enable 1 Input
CE2	Chip Enable 2 Input
ŌE	Output Enable Input
LB	Lower Byte Enable Input
UB	Upper Byte Enable Input
I/O <sub>0</sub> -I/O <sub>7</sub>	Lower Byte Data Input/Output
I/O <sub>8</sub> -I/O <sub>15</sub>	Upper Byte Data Input/Output
V <sub>CC</sub>	Power
V <sub>SS</sub>	Ground
NC	Not Connected



## **Functional Description**

CE1	CE2	WE	OE	UB	LB	I/O <sub>0</sub> - I/O <sub>15</sub> <sup>1</sup> MODE		POWER
Н	Х	Х	Х	Х	Х	High Z	Standby <sup>2</sup>	Standby
Х	L	Χ	Х	Х	Х	X High Z Standby <sup>2</sup>		Standby
L	Н	Х	X	Н	Н	High Z	Standby	Standby
L	Η	L	$X^3$	L <sup>1</sup>	L <sup>1</sup>	Data In	Write <sup>3</sup>	Active
L	Н	Н	L	L <sup>1</sup>	L <sup>1</sup>	Data Out	Read	Active
L	Н	Н	Н	L <sup>1</sup>	L <sup>1</sup>	High Z Active		Active

<sup>1.</sup> When  $\overline{\text{UB}}$  and  $\overline{\text{LB}}$  are in select mode (low), I/O<sub>0</sub> - I/O<sub>15</sub> are affected as shown. When  $\overline{\text{LB}}$  only is in the select mode only I/O<sub>0</sub> - I/O<sub>7</sub> are affected as shown. When  $\overline{\text{UB}}$  is in the select mode only I/O<sub>8</sub> - I/O<sub>15</sub> are affected as shown.

# Capacitance<sup>1</sup>

Item	Symbol	Test Condition	Min	Max	Unit
Input Capacitance	C <sub>IN</sub>	V <sub>IN</sub> = 0V, f = 1 MHz, T <sub>A</sub> = 25°C		8	pF
I/O Capacitance	C <sub>I/O</sub>	V <sub>IN</sub> = 0V, f = 1 MHz, T <sub>A</sub> = 25°C		8	pF

<sup>1.</sup> These parameters are verified in device characterization and are not 100% tested  $\,$ 

<sup>2.</sup> When the device is in standby mode, control inputs  $(\overline{WE}, \overline{OE}, \overline{UB},$  and  $\overline{LB})$ , address inputs and data input/outputs are internally isolated from any external influence and disabled from exerting any influence externally.

<sup>3.</sup> When  $\overline{\text{WE}}$  is invoked, the  $\overline{\text{OE}}$  input is internally disabled and has no effect on the circuit.

## Absolute Maximum Ratings<sup>1</sup>

Item	Symbol	Rating	Unit
Voltage on any pin relative to V <sub>SS</sub>	V <sub>IN,OUT</sub>	-0.3 to V <sub>CC</sub> +0.3	V
Voltage on $V_{CC}$ Supply Relative to $V_{SS}$	V <sub>CC</sub>	-0.3 to 4.5	V
Power Dissipation	$P_{D}$	500	mW
Storage Temperature	T <sub>STG</sub>	-40 to 125	°C
Operating Temperature	T <sub>A</sub>	-40 to +85	°C
Soldering Temperature and Time	T <sub>SOLDER</sub>	260°C, 10sec	°C

<sup>1.</sup> Stresses greater than those listed above may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.


## **Operating Characteristics (Over Specified Temperature Range)**

Item	Symbol	Test Conditions	Min.	Typ <sup>1</sup>	Max	Unit
Supply Voltage	V <sub>CC</sub>		2.7	3.0	3.6	V
Data Retention Voltage	$V_{DR}$	Chip Disabled <sup>3</sup>	1.8			V
Input High Voltage	V <sub>IH</sub>		0.7Vcc		V <sub>CC</sub> +0.3	V
Input Low Voltage	$V_{IL}$		-0.3		0.6	V
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -100uA	V <sub>CC</sub> -0.2			V
Output riigh voltage	VOH	I <sub>OH</sub> = -1mA	2.4			V
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 100uA			0.2	V
Output Low Voltage	V OL	I <sub>OL</sub> = 2.1mA			0.4	
Input Leakage Current	ILI	V <sub>IN</sub> = 0 to V <sub>CC</sub>			0.5	μΑ
Output Leakage Current	I <sub>LO</sub>	OE = V <sub>IH</sub> or Chip Disabled			0.5	μΑ
Read/Write Operating Supply Current @ 1 µs Cycle Time <sup>2</sup>	I <sub>CC1</sub>	$V_{CC}=V_{CC}Max$ , $V_{IN}=V_{IH}$ or $V_{IL}$ Chip Enabled, $I_{OUT}=0$		2.5	3.0	mA
Read/Write Operating Supply Current  @ 70 ns Cycle Time <sup>2</sup>	I <sub>CC2</sub>	$V_{CC}=V_{CC}Max$ , $V_{IN}=V_{IH}$ or $V_{IL}$ Chip Enabled, $I_{OUT}=0$		10	15.0	mA
Page Mode Operating Supply Current @ 70ns Cycle Time <sup>2</sup> (Refer to Power Savings with Page Mode Operation)	I <sub>CC3</sub>	$V_{CC}=V_{CC}Max$ , $V_{IN}=V_{IH}$ or $V_{IL}$ Chip Enabled, $I_{OUT}=0$		4	8	mA
Maximum Standby Current <sup>3</sup>	I <sub>SB1</sub>	$V_{IN} = V_{CC}$ or 0V Chip Disabled $t_A = 85^{\circ}C$ , $V_{CC} = 3.6$ V	_	1	10.0	μА
Maximum Data Retention Current <sup>3</sup>	I <sub>DR</sub>	Vcc = 1.8V, $V_{IN} = V_{CC}$ or 0 Chip Disabled, $t_A = 85^{\circ}C$			5	μΑ

<sup>1.</sup> Typical values are measured at Vcc=Vcc Typ.,  $\rm T_A=25^{\circ}C$  and not 100% tested.

<sup>2.</sup> This parameter is specified with the outputs disabled to avoid external loading effects. The user must add current required to drive output capacitance expected in the actual system.

<sup>3.</sup> This device assumes a standby mode if the chip is disabled (CE1 high or CE2 low). In order to achieve low standby current all inputs must be within 0.2 volts of either VCC or VSS.



Note: Page mode operation is a method of addressing the SRAM to save operating current. The internal organization of the SRAM is optimized to allow this unique operating mode to be used as a valuable power saving feature.

The only thing that needs to be done is to address the SRAM in a manner that the internal page is left open and 16-bit words of data are read from the open page. By treating addresses A1-A4 as the least significant bits and addressing the 16 words within the open page, power is reduced to the page mode value which is considerably lower than standard operating currents for low power SRAMs.


# **Timing Test Conditions**

Item	
Input Pulse Level	$0.1 V_{CC}$ to $0.9 V_{CC}$
Input Rise and Fall Time	5ns
Input and Output Timing Reference Levels	0.5 V <sub>CC</sub>
Output Load	CL = 30pF
Operating Temperature	-40 to +85 °C


## **Timing**


Maria.	Cumbal		55	-7	Units	
Item	Symbol	Min.	Max.	Min.	Max.	
Read Cycle Time	t <sub>RC</sub>	55		70		ns
Address Access Time	t <sub>AA</sub>		55		70	ns
Page Mode Address Access Time	t <sub>AAP</sub>		30		35	ns
Chip Enable to Valid Output	t <sub>CO</sub>		55		70	ns
Output Enable to Valid Output	t <sub>OE</sub>		30		35	ns
Byte Select to Valid Output	t <sub>BE</sub>		55		70	ns
Chip Enable to Low-Z output	t <sub>LZ</sub>	10		10		ns
Output Enable to Low-Z Output	t <sub>OLZ</sub>	5		5		ns
Byte Select to Low-Z Output	t <sub>BZ</sub>	10		10		ns
Chip Disable to High-Z Output	t <sub>HZ</sub>	0	20	0	20	ns
Output Disable to High-Z Output	t <sub>OHZ</sub>	0	20	0	20	ns
Byte Select Disable to High-Z Output	t <sub>BHZ</sub>	0	20	0	20	ns
Output Hold from Address Change	t <sub>OH</sub>	10		10		ns
						_
Write Cycle Time	t <sub>WC</sub>	55		70		ns
Chip Enable to End of Write	t <sub>CW</sub>	45		50		ns
Address Valid to End of Write	t <sub>AW</sub>	45		50		ns
Byte Select to End of Write	t <sub>BW</sub>	45		50		ns
Write Pulse Width	t <sub>WP</sub>	40		40		ns
Address Setup Time	t <sub>AS</sub>	0		0		ns
Write Recovery Time	t <sub>WR</sub>	0		0		ns
Write to High-Z Output	t <sub>WHZ</sub>		20		20	ns
Data to Write Time Overlap	t <sub>DW</sub>	40		40		ns
Data Hold from Write Time	t <sub>DH</sub>	0		0		ns
End Write to Low-Z Output	t <sub>OW</sub>	5		5		ns


# Timing of Read Cycle ( $\overline{CE1} = \overline{OE} = V_{IL}$ , $\overline{WE} = CE2 = V_{IH}$ )




# Timing Waveform of Read Cycle (WE=V<sub>IH</sub>)











#### Note:

1. All dimensions in inches (Millimeters)





### **Revision History**

Revision	Date	Change Description
Α	April 2003	Initial Advanced Release
В	August 2004	Changed part number to -30 from -3W and Vcc range to 2.7 V - 3.6V
С	January 2005	Change $I_{DR}$ = 5 $\mu$ A, $I_{CC}(typ)$ = 2.5mA. Modified page mode address A1-A4 configuration.
D	January 2005	General Update
Е	March 22, 2005	Changed tWP and tDW to 40ns for -55 and -70, to 45ns for -85
F	June 9, 2005	Added TSOP II Green Package Ordering Option
G	Dec. 2005	Added RoHS Compliant
Н	July 2006	Added BGA package
I	September 2006	Converted to AMI Semiconductor

<sup>© 2006</sup> AMI Semiconductor, Inc. All rights reserved.

AMI Semiconductor, Inc. ("AMIS") reserves the right to change or modify the information contained in this data sheet and the products described therein, without prior notice. AMIS does not convey any license under its patent rights nor the rights of others. Charts, drawings and schedules contained in this data sheet are provided for illustration purposes only and they vary depending upon specific applications.

AMIS makes no warranty or guarantee regarding suitability of these products for any particular purpose, nor does AMIS assume any liability arising out of the application or use of any product or circuit described herein. AMIS does not authorize use of its products as critical components in any application in which the failure of the AMIS product may be expected to result in significant injury or death, including life support systems and critical medical instruments.