

PRELIMINARY

BIT MAP LCD DRIVER

■ GENERAL DESCRIPTION

The NJU6575A is a bit map LCD driver to display graphics or characters.

It contains 4,422 bits display data RAM, microprocessor interface circuits, instruction decoder, 134-segment and 33-common (1 out of 33-driver is prepared for icon display) drivers.

The bit image display data is transfer d to the display data RAM by serial or 8-bit parallel interface.

33 x 134 dots graphics or 8-character 2-line by 16×16 dot character with icon are displayed by NJU6575A itself.

The wide operating voltage from 2.4V t o 5.5V and low operateing current are useful for small size battery operating items.

The build-in Electrical Variable Resistance is very precision, furthermore the rectangle outlook is very applicable to COG or Slim TCP.

PACKAGE OUTLINE




NJU6575ACH

■ FEATURES

- Direct Correspondence between Display Data RAM and LCD Pixel
- Display Data RAM 4,422 bits
- 167 LCD Drivers 33- common and 134-segment
- Direct micro processor Interface for both of 68 and 80 type MPU
- Serial Interface
- Programmable Duty Ratio ; 1/32 or 1/33 Duty
- Useful Instruction Set
 Display Data Read/Write, Display ON/OFF Cont, Inverse Display, Page Address Set,
 Column Address Set, Status Read, All On/Off, Icon Display, Read Modify Write, Common
 Driver order Assignment and Power Saving.
- Power Supply Circuits for LCD Incorporated Step up Circuits, Regulator, Voltage Follower x 4
- Precision Electrical Variable Resistance
- Low Power Consumption
- Operating Voltage --- 2.4V to 5.5V
- LCD Driving Voltage --- 6.0V to 13.5V
- Package Outline --- TCP/Bumped Chip
- C-MOS Technology



PAD LOCATION



ChipCenterX=0um, Y=0umChipSizeX=11.49mm, Y=2.44mmChipThickness400um ± 30umPADPitch80umBumpSize50um x 110umBumpHeight25um TYP.BumpMaterialAu

Four PADs illustrated with this mark are the alignment marks for COG.

JRC

■ PAD COORDINATES

Chip Size 11.49mm x 2.44mm(Chip Center X=Oum, Y=Oum)

		1									
<u>N0.</u>	Termi.	X= μm	Y= μm	No.	Termi.	X= μm	Y= μm	<u>No.</u>	Termi.	X=μm	Y=μm
1	Voo	5472	1054	51	V ₅	-4208	1054	101	SEG 1 7	-3946	-1055
2	VDD	5392	1054	52	V 5	-4288	1054	102	SEG 1 B	-3866	-1055
3	Voo	5312	1054	53	V4	-4528	1054	103	SEG 1 9	-3786	-1055
4	P/S	5232	1054	54	V 4	-4608	1054	104	SEG20	-3706	-1055
5	C86	5152	1054	55	V4	-4688	1054	105	SEG 2 1	-3626	-1055
6	Vss	5072	1054	56	V3	-4928	1054	106	SEG 2 2	-3546	-1055
7	Vss	4992	1054	57	Vз	-5008	1054	107	SEG 2 3	-3466	-1055
8	Vss	4912	1054	58	Vз	-5088	1054	108	SEG 2 4	-3386	-1055
9	T2	4832	1054	59	V2	-5328	1054	109	SEG 2 5	-3306	-1055
10	T ₁	4752	1054	60	V2	-5408	1054	110	SEG ₂₆	-3226	-1055
11	OSC1	4672	1054	61	V2	-5488	1054	111	SEG 2 7	-3146	-1055
12	SCL	4592	1054	62	V ₁	-5584	862	112	SEG 2 8	-3066	-1055
13	SI	4192	1054	63	V ₁	5584	782	113	SEG ₂₉	-2986	-1055
14	CS	3792	1054	64	Co	-5584	702	114	SEG 3 0	-2906	-1055
15	A0	3392	1054	65	C ₁	-5584	622	115	SEG _{3 1}	-2826	-1055
16	WR	2992	1054	66	C2	-5584	542	116	SEG 3 2	-2746	-1055
17	RD	2592	1054	67	C₃	-5584	462	117	SEG 3 3	-2666	-1055
18	Do	2192	1054	68	C4	-5584	382	118	SEG ₃₄	-2586	-1055
19	D ₁	1792	1054	69	C5	-5584	302	119	SEG 3 5	-2506	-1055
20	D ₂	1392	1054	70	C ₆	-5584	222	120	SEG 3 6	-2426	-1055
21	D₃	992	1054	71	C7	-5584	142	121	SEG ₃₇	-2346	-1055
22	D ₄	592	1054	72	C ₈	-5584	62	122	SEG ₃₈	-2266	-1055
23	Ds	192	1054	73	C,	-5584	-18	123	SEG ₃₉	-2186	-1055
24	D6	-208	1054	74	C10	-5584	-98	124	SEG ₄₀	-2106	-1055
25	D7	-608	1054	75	C11	-5584	-178	125	SEG _{4 1}	-2026	-1055
26	Vss	-928	1054	76	C12	-5584	-258	126	SEG _{4 2}	-1946	-1055
27	Vss	-1008	1054	77	C13	-5584	-338	127	SEG _{4 3}	-1866	-1055
28	Vss	-1088	1054	78	C14	-5584	-418	128	SEG _{4 4}	-1786	-1055
29	C1+	-1328	1054	79	C 1 5	-5584	-498	129	SEG ₄₅	-1706	-1055
30	C1+	-1408	1054	80	NC	-5584	-634	130	SEG ₄₆	-1626	-1055
31	C1+	-1488	1054	81	NC	-5584	-770	131	SEG ₄₇	-1546	-1055
32	C1-	-1728	1054	82	NC	-5584	-906	132	SEG _{4 8}	-1466	-1055
33	C1-	-1808	1054	83	NC	-5434	-1055	133	SEG ₄₉	-1386	-1055
34	C1-	-1888	1054	84	SEGo	-5306	-1055	134	SEG 5 0	-1306	-1055
35	C2+	-2128	1054	85	SEG 1	-5226	-1055	135	SEG₅ 1	-1226	-1055
36	C2+	-2208	1054	86	SEG 2	-5146	-1055	136	SEG 5 2	-1146	-1055
37	C2+	-2288	1054	87	SEG₃	-5066	-1055	137	SEG 5 3	-1066	-1055
38	C2-	-2528	1054	88	SEG₄	-4986	-1055	138	SEG 5 4	-986	-1055
39	C2-	-2608	1054	89	SEG₅	-4906	-1055	139	SEG 5 5	-906	-1055
40	C2-	-2688	1054	90	SEG 6	-4826	-1055	140	SEG 5 6	-826	-1055
41	Vout	-2928	1054	91	SEG 7	-4746	-1055	141	SEG 5 7	-746	-1055
42	Vout	-3008	1054	92	SEG.	-4666	-1055	142	SEG 5 8	-666	-1055
43	Vout	-3088	1054	93	SEG₃	-4586	-1055	143	SEG₅ 9	-586	-1055
44	VDD	-3328	1054	94	SEG10	-4506	-1055	144	SEG 6 0	-506	-1055
45	VDD	-3408	1054	95	SEG 1 1	-4426	-1055	145	SEG ₆₁	-426	-1055
46	VDD	-3488	1054	96	SEG 1 2	-4346	-1055	146	SEG 6 2	-346	-1055
47	VR	-3728	1054	97	SEG 1 3	-4266	-1055	147	SEG 6 3	-266	-1055
48	VR	-3808	1054	98	SEG 1 4	-4186	-1055	148	SEG ₆₄	-186	-1055
49	VR	-3888	1054	99	SEG15	-4106	-1055	149	SEG 6 5	-106	-1055
50	V ₅	-4128	1054	100	SEG 16	-4026	-1055	150	SEG 6 6	-26	-1055
							·		ter an		the second s

New Japan Radio Co., Ltd.




No.	Terminal	X=µm	Y= μm
151	SEG 6 7	54	-1055
152	SEG 6 8	134	-1055
153	SEG 6 9	214	-1055
154	SEG 7 0	294	-1055
155	SEG 7 1	374	-1055
156	SEG72	454	-1055
157	SEG 7 3	534	-1055
158	SEG74	614	-1055
159	SEG 7 5	694	-1055
160	SEG 7 6	774	-1055
161	SEG 7 7	854	-1055
162	SEG 7 8	934	-1055
163	SEG 7 9	1014	-1055
164	SEG®0	1094	-1055
165	SEG _{8 1}	1174	-1055
166	SEG 8 2	1254	-1055
167	SEG 8 3	1334	-1055
168	SEG # 4	1414	-1055
169	SEG 8 5	1494	-1055
170	SEG 8 6	1574	-1055
171	SEG 8 7	1654	-1055
172	SEG 8 8	1734	-1055
173	SEG 8 9	1814	-1055
174	SEGso	1894	-1055
175	SEG 9 1	1974	-1055
176	SEG 9 2	2054	-1055
177	SEG 9 3	2134	-1055
178	SEG 9 4	2214	-1055
179	SEG∍₅	2294	-1055
180	SEG 9 6	2374	-1055
181	SEG 9 7	2454	-1055
182	SEG98	2534	-1055
183	SEG 9 9	2614	-1055
184	SEG100	2694	-1055
185	SEG 1 o 1	2774	-1055
186	SEG 1 0 2	2854	-1055
187	SEG103	2934	-1055
188	SEG 1 0 4	3014	-1055
189	SEG105	3094	-1055
190	SEG106	3174	-1055
191	SEG 1 0 7	3254	-1055
192	SEG108	3334	-1055
193	SEG109	3414	-1055
194	SEG 1 1 0	3494	-1055
195	SEG 1 1 1	3574	-1055
196	SEG 1 1 2	3654	-1055
197	SEG 1 1 3	3734	-1055
198	SEG 1 1 4	3814	-1055
199	SEG115	3894	-1055

Νο.	Terminal	X=μm	Y= μ <u>m</u>
200	SEG 1 1 6	3974	-1055
201	SEG 1 1 7	4054	-1055
202	SEG118	4134	-1055
203	SEG119	4214	-1055
204	SEG120	4294	-1055
205	SEG 1 2 1	4374	-1055
206	SEG 1 2 2	4454	-1055
207	SEG 1 2 3	4534	-1055
208	SEG 1 2 4	4614	-1055
209	SEG 1 2 5	4694	-1055
210	SEG126	4774	-1055
211	SEG 1 2 7	4854	-1055
212	SEG 1 2 8	4934	-1055
213	SEG 1 2 9	5014	-1055
214	SEG 1 3 0	5094	-1055
215	SEG 1 3 1	5174	-1055
216	SEG132	5254	-1055
217	SEG133	5334	-1055
218	NC	5462	-1055
219	NC	5583	-913
220	NC	5583	-777
221	NC	5583	-641
222	C3 1	5583	-505
223	C30	5583	-425
224	C29	5583	-345
225	С2 в	5583	-265
226	C27	5583	-185
227	C ₂₆	5583	-105
228	C2 5	5583	-25
229	C24	5583	56
230	C2 3	5583	136
231	C2 2	5583	216
232	C _{2 1}	5583	296
233	C20	5583	376
234	C19	5583	456
235	C18	5583	536
236	C17	5583	616
237	C16	5583	696
238	COMI	5583	776
239	RES	5583	856
ALIGNMENT	A1	5592	1080
ALIGNMENT	A2	-5593	1080
ALIGNMENT	B1	-5593	-1061
ALIGNMENT	B2	5592	-1061



NJU6575A

BLOCK DIAGRAM





■ TERMINAL DESCRIPTION

No.	Symbol	I/O	Function
1,2,3, 44,45,46	VDD	Power	V $_{\tt DD}$ =+5V. (Less than 4.5V should apply when voltage tripler using.)
6,7,8 26,27,28	V ss	GND	Vss=0V
62,63 59,60,61 56,57,58 53,54,55 50,51,52	V 1 V 2 V 3 V 4 V 5	Power	LCD Driving Voltage Supplying Terminal. When the internal voltage tripler is not used, supply each level of LCD driving voltage from outside with following relation. $V_{DD} \ge V_1 \ge V_2 \ge V_3 \ge V_4 \ge V_5$ When the internal power supply is on, the internal circuits generate and supply following LCD bias voltage from V_1 to V_4 terminals. $\boxed{\text{Term.} V_1 \qquad V_2 \qquad V_3 \qquad V_4}{Volt. V_5+6/7V \ LCD} \qquad V_5+5/7V \ LCD} \qquad V_5+1/7V \ LCD}$ $(V_{LCD}=V_{DD}-V_5)$
29,30,31 32,33,34 35,36,37 38,39,40	C1 ⁺ C1 ⁻ C2 ⁺ C2 ⁻	0	Step up capacitor connecting terminals. In case of tripler operation, connect the capacitor between C1 $^+$ and C1 $^-$, C2 $^+$ and C2 $^-$. In case of doubler operation, connect the capacitor between C2 $^+$ and C2 $^-$, connect C2 $^+$ to C1 $^+$, and C1 $^-$ should be open.
41,42,43	V ουτ	0	Step up voltage output terminal. Connect the set up capacitor between this terminal and V $_{ss.}$
47,48,49	VR	1	Voltage adjust terminal. V $_{\tt 5}$ level is adjusted by external bleeder resistance connecting between V $_{\tt 0.0}$ and V5 terminal.
10 9	Τ 1 Τ 2		LCD bias voltage control terminals.X Don't CareT 1T 2Step up cir.Voltage Adj.V/F Cir.LXAvailableAvailableAvailableHLNot Avail.AvailableAvailableHHNot Avail.Not Avail.Available
18 to 25	D₀ to D7	I/O	Tri-state bi-directional Data I/O terminal in 8-bit parallel operation.
15	A0	Ι	Connect to the Address bus of MPU. The data on the Do to Dr is distinguishedbetween Display data and Instruction by status of A0.A0HDist.Display DataInstruction
239	RES	I	Reset terminal. When the $\overline{\text{RES}}$ terminal goes to "L", the initialization is performed. Reset operation is executing during "L" state of $\overline{\text{RES}}$.
14	<u>cs</u>	I	Chip select terminal. Data Input/Output are available during \overline{CS} ="L".
17	RD (E)	1	<in 80="" case="" interface="" mpu="" of="" type="" with=""> RD signal of 80 type MPU input terminal. Active "L". During this signal is "L", D₀ to D₇ terminals are output. <in 68="" case="" mpu="" of="" type=""> Enable signal of 68 type MPU input terminal. Active "H".</in></in>



NJU6575A

No.	Symbol	1/O			Fun	cti	o n							
16	WR (R/W)	1	Conne The da <in case<="" td=""><td colspan="11"></td></in>											
5	C86	1	C86											
13	SI	1	Serial dat	Serial data input terminal .										
12	SCL	I	SI data in	put at the	gnal input to rise edge o the 8th SC	of SCL in		ely. It convert	to					
4	P/S	I	Serial or	parallel int	erface sele	ction terr	minal.							
			P/S	Chip Sele	ct Data/C	ommand	Data	Read/Write	Serial CLK					
			"H"	CS	A0		Do to D7	RD, WR	_					
			"L"	CS	A0		SI	Write only	SCL					
			fixed "H • In case	 *RAM data and status read operation do not work in mode of the serial interface. In case of the parallel interface (P/S="H"), SI and SCL must be fixed "H" or "L". In case of the serial interface (P/S="L"), RD and WR must be fixed. "H" or "L", and D o to D 7 are high impedance state. 										
11	OSC 1	I			terminal for ld be open.		esting.	1						

J	SC)	

No.	Symbol	I/O	Function											
64 to 79	C₀ to C₁₅	0	 LCD driving signal output terminals. Segment output terminals : SEG o to SEG 133 Common output terminals :C o to C 32 Segment output terminal The following output terminal 											
84 to 217 222 to 237	SEG 0 to SEG 133 C 31 to C 16		The following output voltage are selected by the combination of FR and data in the RAM. RAM Output Voltage Data FR Normal Reverse H V pp V 2 L V 5 V 3 L V 3 V 5											
			Common Output Terminal The following output voltage are selected by the combination of FR and status of common. Scan data FR Output Voltage H H V s H L V po L H V 1 L V 4											
238	СОМІ	0	Icon common output terminal. Icon common output when Icon Display instruction execution. Icon Display ON Icon Display OFF State COM 3 2 V 1 or V 4											

(Terminals 80,81,82,83,218,219,220,221 are NC)



Functional Description

- (1) Description for each blocks
 - (1-1) Busy Flag (BF)

While D_0 to D_7 the internal circuits are operating, the busy flag(BF) is "1", and any instruction except ing for the status read are inhibited .

The busy goes to "1" from D 7 terminal when status read instruction is executed.

When enough cycle time over than $t_{\,\rm cyc}\,$ indicated in "BUS TIMING CHARACTERISTICS" is ensured, no need to check the busy flag for reduction of the MPU loads.

(1-2) Line Counter

The Line Counter generates the line address of display data RAM by the count up operation synchronizing the common cycle after the reset operation at the status change of internal FR signal.

(1-3) Column Address Counter

The column address counter is 8-bit pre-settable counter addressing the column address of display data RAM as shown in Fig. 1. It is incremented (+1) up to $(A0)_{\rm H}$ by the Display Data Read/Write instruction execution. It stops the count up operation at $(A0)_{\rm H}$, and it does not count up non existing address area over than $(A0)_{\rm H}$ by the count lock function. This count lock is released by new column address set.

The column address counter is independent of the Page Register.

By the Address Inverse Instruction, the column address decoder inverse the column address of Display Data RAM corresponding to the Segment Driver.

(1-4) Page Register

The page register gives a page address of Display Data RAM as shown in Fig. 1. When the MPU accesses the data with the page change, the page address set instruction is required. Page address "4"(D_2 ="H" and D_3 ="L") is Icon RAM area, the data only for the D_3 is valid.

(1-5) Display Data RAM

Display Data RAM is the bit map RAM consisting of 4,422 bits to memorize the display data corresponding to each pixel of LCD panel. The each bit in the Display Data RAM corresponds to the each pixel of the LCD panel and controls the display by following bit data.

When Normal Display : On="1" , Off="0"

When Inverse Display : On="0" , Off="1"

The Display Data RAM outputs 134-bit parallel data in the area addressed by the line counter, and these data are set into the Display Data Latch.

The access operation from MPU to the display data RAM and the data output from the display data RAM are so controlled operate independently that the data rewriting does not influence with any malfunctions to the display.

The relation between column address and segment output can inverse by the Address Inverse Instruction ADC as shown in Fig. 1.

Page Address	Data								Display Pattern]	
D2,D1,D0 (0,0,0)	D0 D1 D2 D3 D4 D5 D6 D7						 	L	PAGE 0		 					COM0 COM1 COM2 COM3 COM4 COM5 COM6 COM7
D2,D1,D0 (0,0,1)	D0 D1 D2 D3 D4 D5 D6 D7								PAGE 1				Non existence area			COM8 COM9 COM10 COM11 COM12 COM13 COM14 COM15
D2,D1,D0 (0, 1, 0)	D₀ D1 D3 D4 D5 D6 D7		· · · · · · · · · · · · · · · · · · ·						PAGE 2							COM16 COM17 COM18 COM19 COM20 COM21 COM22 COM23
D2,D1,D0 (0,1,1)	D0 D1 D2 D3 D4 D5 D6 D7								PAGE 3							COM24 COM25 COM26 COM27 COM28 COM29 COM30 COM31
(1,0,0)	D₀	L	; 	: 	;	<u>;</u>	<u>.</u>	<u>.</u>	PAGE 4	<u>.</u>	<u>.</u>	L				COMI*
Column A D	lo="0" lo="1"	00	01	02	03	04	05	06		84	85	86		9F]	
		9F	9E	9D	9C	9B	9A	99	←	1B	1A	19		00		
Seg	gment	0	1	2	3	4	5	6		132	133				1	

Fig.1 Correspondence with Display Data RAM and Address (COMI can be used in case of 1/33 duty set.)

* When readout the Display Data RAM address 86н to 9Fн in normal ADC or 00н to 19н in inverse ADC the data FFн is output as those address data.

New Japan Radio Co., Ltd.



(1-6) Common Driver Assignment

The scanning order can be assigned by setting A $_{3}$ of the Output Assignment Register as shown Table 1.

			lable 1		
Register			COM Outpu	t Terminals	
A3	PAD No.	64 79		222 237	
	Pin name	С о	C 1 5	C 3 1	С 16
0	│ — →	COM 15 <	COM •	COM 16	> COM ₃1
1	>	COM 16	> COM ₃1	COM 15 <	COM º

The Icon display is regardless with this function, therefore the Icon Display instruction must be executed when the Icon display is needed. In this time, the Icon display driver COMI is fixed to COM 3.2 timing regardless the other Common Driver assignment.

(1-7) Reset Circuit

Reset circuit operates the following initializations when the condition of RES terminal goes to "L" level.

Initialization

- 1 Display Off
- ② Normal Display(Non-inverse display)
- ③ Icon Display Reset
- ④ ADC Select : Normal (ADC Instruction D o="0")
- 5 Read Modify Write Mode Off
- 6 Internal Power supply(Step up) circuits Off
- ⑦ Clear the serial interface register
- 8 Set the address (00)_H to the Column Address Counter
- 9 Set the page "0" to the Page Address Register
- 10 Select the D 3 of the Output Assignment Register to "0"
- 1) Set the EVR register to (00)H

The RES terminal should be connected to the Reset terminal of MPU for the initialization at the mean time with MPU as shown "MPU Interface Example". The period of reset signal requires over than 10us RES="L" level input as shown in "Electrical Characteristics". After 1us from the rise edge of RES signal, the operation goes to normal.

When the internal LCD power supply is not used, the external LCD power supply into the NJU6575A must be turned on during $\overline{\text{RES}}$ ="L". Although the condition of $\overline{\text{RES}}$ ="L" clear each registers and initialize as above, the oscillation circuit and the output terminal conditions (D \circ to D τ) are not influenced. The initialization must be performed using $\overline{\text{RES}}$ terminal at the power on, to prevent hung up or any incorrect operations. The reset Instruction performs the initialization procedures from No.8 to No.11 as shown in above.

NOTE) The noise into the RES terminal should be eliminated to avoid the error on the application with the careful design.



(1-8) LCD Driving

(a) LCD Driving Circuits

LCD driving circuits are consisted of 167 multiplexers which operate as 134 Segment drivers and 32 Common drivers and 1 Icon common driver. 33 Common drivers with the shift register which the common display signal. The combination of the Display data, COM scan signal and FR signal forms the LCD driving output voltage. The output wave form is shown in the Fig. 7.

(b) Display Data Latch Circuits

Display Data Latch stores 134-bit display data temporarily which is output to LCD driver circuits at a common cycle from Display Data RAM addressed by Line Counter. The instructions of Display On/ Off, Display inverse ON/OFF and static Drive On/Off control only the data in Display Data Latch, therefore the data in the Display Data RAM is not changed.

(c) Line Counter and Latch signal of Latch Circuits

The clock to Line Counter and latch signal to the Latch Circuits are generated from the internal display clock(CL). The line address of Display Data RAM is renewed synchronizing with display clock(CL). 134 bits display data are latched in display latch circuits synchronizing with display clock, and then output to the LCD driving circuits. The display data transfer to the LCD driving circuits is executed independently with RAM access by the MPU.

(d) Display Timing Generator

Display timing Generator generates the timing signal for the display system by combination of the master clock CL and Driving Signal FR (refer to Fig.2). The Frame Signal FR and LCD alternative signal generate LCD driving waveform of the two frame alternative driving method.

(e) Common Timing Generation

The common timing is generated by display clock CL (refer to Fig.2).





Fig. 2 Waveform of Display Timing



JRC

(f) Oscillation Circuit

The Oscillation Circuit is a low power CR oscillator incorporating with a Resistor and a Capacitor. It generates clocks for display timing signal source and voltage Step up circuits for LCD driving. The oscillation circuit output frequency is divided by 4 which is used as display clock CL.

(g) Power Supply Circuit

Internal Power Supply Circuit generate the High voltage and Bias voltage for the LCD. The power Supply Circuit consists of Step up(Tripler or Doubler) Circuits, Regulator Circuits, and Voltage Followers. The internal Power Supply is designed for small size LCD panel, therefore it is not suitable for the large size LCD panel application. If the contrast is not good in the large size LCD panel application, please supply the external.

The suitable values of the capacitors connecting to the V1 to V5 terminals and the step up circuit. And the feedback resistors for V5 operational amplifier depend on the LCD panel. And the power consumption with the LCD panel is depending on the display pattern. Please evaluate with actual LCD module.

The operation of internal Power Supply Circuits is controlled by the Internal Power Supply On/Off Instruction. When the Internal Power Supply Off Instruction is executed, all of the step up circuits, regulator circuits, voltage follower circuits are turned off. In this time, the bias voltage of V₁, V₂, V₃, V₄, and V₅ for the LCD should be supplied from outside, terminals C1⁺, C1⁻, C2⁺, C2⁻, and VR should be open. The status of internal power supply is selected by T₁ and T₂ terminal. Furthermore The external power supply operates with some of internal power supply function.

				Table 3.		(*:D	on't Care)
Τι	T 2	Step up	Voltage Adj.	Buffer (V/F)	Ext. Pow Supply	C1+,C1-,C2+,C2-	VR Term.
L	*	0	0	0.	-		
Н	L	×	0	0	V ou t	OPEN	
Н	Н	×	×	0	V 5, V 0UT	OPEN	OPEN

When $(T_1, T_2)=(H, L)$, $C1^+, C1^-C2^+, C2^-$ terminals for step up circuits are open because the step up circuits doesn't operate. Therefore LCD driving voltage to the V_{0UT} terminal should be supplied from outside. When $(T_1, T_2)=(H, H)$, terminals for step up circuits and VR are open, because the step up circuits and Voltage adjust circuits do not operate.

New Japan Radio Co., Ltd.




O Power Supply applications

(1) External power supply operation.

(2)Internal power supply operation.

(Voltage Booster, Voltage Adj., Buffer(V/F)) Internal power supply ON (instruction) (T1,T2)=(L,L)




 (3)External power supply operation with
 (4)External power supply operation adjusted

 Voltage Adjustment, Buffer(V/F)
 Voltage to V5.

 Internal power supply ON (Instruction)
 (T1,T2) = (H,L)

 Internal power supply ON (Instruction)
 (T1,T2) = (H,L)



 $* \otimes$: These switches should be open during the power save mode.





(2) Instruction

The NJU6575A distinguishes the signal on the data bus by combination of A0, \overline{RD} and \overline{WR} . The decode of the instruction and execution performs only depend on the internal timing only neither the external clock. In case of serial interface, the data input as MSB first serially.

The Table. 4 shows the instruction codes of the NJU6575A.

						Co	de						
	Instruction	A0	RD	WR	n.	n.	ln.	n.	In.	n.	D 1	n.	Description
(1)	Display ON/OFF	0	1	0	1	0	1	0	1	1	1	0	LCD Display ON/OFF
(1)	Display ON/OT	Ŭ	'	ľ		ľ	'	ľ	l'	l'	['		0:OFF 1:ON
(2)	Page Address Set	0	1	0	1	0	1	1	*	Pa	ige	<u> </u>	Set the page of DD RAM
(-)		Ē	Ľ	ľ		 	Ľ	ľ.			Idres	s	to the Page Add. Register
(3)	Column Address Set	0	1	0	ю	0	0	1	Hie		rder		Set the Higher order 4 bits
`´	High Order 4bit										n Ad		Column Address to the Reg.
(4)	Column Address Set	0	1	0	0	0	0	0	Lo	wer	orde	r	Set the Lower order 4 bits
	Lower Order 4bit								Co	lum	n Ad	d.	Column Address to the Reg.
(5)	Status Read	0	0	1		Statu	is		0	0	0	0	Read out the internal
													Status
(6)	Write Display Data	1	1	0			W	rite D	Data				Write the data into the
													Display Data RAM
(7)	Read Display Data	1	0	1			Re	ad D	Data				Read the Data from the
									-				Display Data RAM
(8)	ADC Select	0	1	0	1	0	1	0	0	0	0	0	Set the DD RAM vs Segment
												1	0:Normal 1:Inverse
(9)	Normal or Inverse	0	1	0	1	0	1	0	0	1	1	0	Inverse the On and Off Display
	of On/Off Set								<u> </u>		ļ	1	0:Normal 1:Inverse
(10)	Whole Display On	0	1	0	1	0	1	0	0	1	0	0	Whole Display Turns On
	/Normal Display				<u> </u>				Ļ	_		1	0:Normal 1:Whole Disp. On
(11)	Icon Display	0	1	0	1	0	1	0	1	0	1	0	Set the Duty Ratio
				-		· ·				_		1	0:No Icon 1:With Icon
(12)	Read Modify Write	0	1	0	1	1	1	0	0	0	0	0	Increment the Column Add.
													Register when writing but
(10)	m			_									no-change when reading
(13)	End	0	1	0	1	1	1	0	1	1	1	0	Release from the Read
(4.4)	Reset	0	1	0	1	1	1	0	0	0	1	0	Modify Write Mode
(14)	Reset	0	1	0	1	1	1	ľ	ľ	U.		0	Initialize the Internal Circuits
(15)	Output Assignment	0	1	0	1	1	0	0	A 3	*	*	*	Set the scanning order of
(13)	Register Set	ľ	•	0	'	l'	ľ	ľ					common drivers to the Register
(16)	Internal Power	0	1	0	0	0	1	0	0	1	0	0	0:Int. Power Supply Off
(10)	Supply On/Off	ľ	'		ľ	ľ	'	ľ	ľ	'	ľ	1	1:Int. Power Supply On
(17)	LCD Driving Voltage	0	1	0	1	1	1	0	1	1	0	1	Set LCD Driving Voltage
\mathbf{Y}		ľ	'		'	['	'	ľ	'	'	ľ	'	after the internal(external)
	Set				ļ								power supply is turned on
(18)	EVR Register Set	0	1	0	1	0	0	0	Setting Data		a	Set the V 5 output level to	
												the EVR register	
(19)	Power Save	0	1	0	1	0	1	0	1	1	1	0	Set the Power save Mode
	(Dual Command)	0	1	0	1	0	1	0	0	1	0	1	

Table 4. Instruction Code


(*:Don't Care)



(3) Explanation of Instruction Code

(a) Display On/Off

This instruction executes whole display On/Off no relation with the data in the Display Data RAM and internal conditions.



(b) Page Address Set

When MPU accesses the Display Data RAM, the page address must be selected before the data writing. The access to the Display Data RAM is available by the page and column address set(Refer the Fig. 1.). The page address change does not influence with the display. Page 4 is a Icon display data area which available only for the D₀.

	A0	RD	R/W WR	D 7							D o	
[0	1	0	1	0	1	1	*	A 2	A ı	A٥	(*:Don't Care)

A 2	Aı	Α .	Page
0	0	0	0
0	0	1	1
0	1	0	2
0	1	1	3
1	0	0	4

New Japan Radio Co., Ltd.



(c) Column Address

When MPU accesses the Display Data RAM, the page address (refer(b)) and column address set are required before the data writing. The column address set requires twice address set which are higher order 4 bits address set and lower order 4 bits. When the MPU accesses the Display Data RAM sequentially, the column address is increase one by one automatically, therefore, the MPU can access only the data sequentially without address set.


After writing 1page data ,page address setting is required due to page address doesn't increase

automatically the increment of the column address is stopped at the address of $(A0)_{\rm H}$ automatically, and the page address is not changed even if the column address increase to $(A0)_{\rm H}$ and stop. In this time the page address is not changed.

	A0	RD	R W	/W ĪR	D 7 -								۰D。
Higher Order	0	1	0		0	0	0		Í	A7	A6	A5	A4
Lower Order	0	1	0		0	0	0)	A3	A2	A1	A0
	A7	A6	A5	A4	A3	A2	A1	A0			Colur	nn Add	ress
	0	0	0	0	0		0	0	0			0	
	0	0	0	0	0		0	0	1	Í		1	-
					•							·	
					•							•	1
	1	0	1	0	0		0	0	0			A0	

(d) Status Read

This instruction reads out the internal status of "BUSY", "ADC", "ON/OFF" and "RESET".



BUSY : BUSY=1 indicate the operating or the Reset cycle. The instruction can be input after the BUSY status change to "0".

ADC : Indicate the output correspondence of column(segment) address and segment driver.
 0 :Counterclockwise Output(Inverse) Column Address 133-n ←→ Segment Driver n
 1 :Clockwise Output (Normal) Column Address n ←→ Segment Driver n
 (Note) The data "0=Inverse" and "1=Normal" of ADC is inverted with the ADC select Instruction of "1=Inverse" and "0=Normal".

ON/OFF : Indicate the whole display On/Off status.

0 : Whole Display "On"

1: Whole Display "Off"

(Note) The data "0=On" and "1=Off" of Display On/Off status read out is inverted with the Display On/Off instruction data of "1=On" and "0=Off".

RESET : Indicate the initializing by RES signal or reset instruction.

0:

1: Initialization Period



(e) Write Display Data

This instruction writes the 8-bit data on the data bus into the Display Data RAM. The column address increases "1" automatically after data writing, therefore, the MPU can write the 8-bit data into the Display Data RAM continuously without any address setting after the start address setting.

		R/W		
A0	RD	WR	D 7 D 6	0
1	1	0	WRITE DATA	

(f) Read Display Data

This instruction reads out the 8-bit data from Display Data RAM addressed by the column and page address. The column address increase "1" automatically after data reading out, therefore, the MPU can read out the 8-bit data from the Display Data RAM without any address setting after the start address setting. One time of dummy read must operate after column address set as the explanation in "(5-5) Access to the Display Data RAM and Internal Register". In the serial interface mode, the display data is not read out.

		R/W	
A0	RD	WR	D 7 D 0
1	0	1	READ DATA

(g) ADC Select

This instruction set the correspondence of column address in the Display Data RAM and segment driver output. (See Fig. 1.) By this instruction, the order of segment output can be changed by the software, and no restriction of the LSI placement against the LCD panel.

		<u>R/W</u>								
A0	RD	WR	Dτ							- D o
0	1	0	1	0	1	0	0	0	0	D
r	<u>۰</u>	Clockwie		ut /No	mal					

0: Clockwise Output (Normal)

1: Counterclockwise Output (Inverse)


(h) Normal or Inverse On/Off Set

This instruction changes the condition of display turn on and off as normal or inverse. The contents of Display Data RAM is not changed by this instruction execution.

		R/W									
A0	RD) WR	D 7							- D o	
0	1	0	1	0	1	0	0	1	1	D]
1) O:	Normal	RAM	data "1	" corre	spond	to "On	1			-
	1: Inverse RAM data "0" correspond to "On"										

(i) Whole Display On

This instruction turns on the all pixels independent of the contents of the Display Data RAM. In this time, the contents of Display Data RAM is not changed and kept. This instruction takes precedence over the "Normal or Inverse On/Off Set Instruction".



1. Whole Display


1: Whole Display turns on

When Whole Display On Instruction is executed in the Display Off status, the internal circuits go to the power save mode(refer to the (s) Power Save).

JRC

(j) Icon Display

This instruction set the 1/33 duty for the Icon Display. The COMI terminal operate as COM $_{3.2}$ and output the icon display data stored in D $_{0}$ of Display Data RAM page 4 (refer to the Fig. 1).



(k) Read Modify Write


This instruction sets the Read Modify Write Mode for the column address increment control. In mode of the Read Modify, Write the column address increases "1" automatically when the Display Data Write Instruction is executed, but the address does not change when the Display Data Read Instruction is executed. This status is continued until End instruction execution. When the End instruction is input, the column address goes back to the start address before the Read Modify Write instruction input. This function reduces the load of MPU for repeating the display data change in the fixed area(ex. cursor blink).

the read modify write mode setting.

		R/W								
A0	RD	WR	D 7							D ₀
0	1	0	1	1	1	0	0	0	0	0

Note) In mode of the Read Modify Write mode, any instructions except for Column Address Set can be execute.


(I)Sequence of cursor blink display





(m) End

This instruction release the Read Modify Write mode and the column address back to the address where the read modify write mode setting.



(n) Reset

This instruction executes the following initialization.

Initialization

- ① Set the Address (00)^H into the Column Address Counter.
- ② Set the page "0" into the Page Address Register.
- ③ Select the D3 of the Output Assignment Register to "0".
- ④ Set 0 to the EVR Register to (00)_H.

In this time, the Display Data RAM is not influenced.

		R/W								
A0	RD	WR	D 7	<u> </u>						D o
0	1	0	1	1	1	0	0	0	1	0

The reset signal input to the $\overline{\text{RES}}$ terminal (hardware reset) must be input for the power on initialization. Reset instruction does not perform completely in stead of hardware reset using the $\overline{\text{RES}}$ terminal.

(o) Output Assignment Register


This instruction sets the common driver scanning order .

		R/W									
A0	RD	WR	D 7							۰D۰	_
0	1	0	1	1	0	0	A3	*	*	*	(*:Don't Care)

A3: Set the scanning order .(Refer to 1-6)

(p) Internal Power Supply

This instruction set the condition 0f internal Power Supply On/Off. Voltage Booster circuits, Voltage Regulator and Voltage Follower operate at On. To operate the voltage booster circuits, the oscillation circuits must be operating.



D 0: Internal Power Supply Off 1: Internal Power Supply On

The internal Power Supply must be Off when external power supply using.

New Japan Radio Co., Ltd.



(q)LCD Driving Voltage Set

This instruction controls LCD driving waveform output through the COM/SEG terminals.


		R/W								
A0	RD	WR	D 7			· · · · ·		<u></u>		D o
0	1	0	1	1	1	0	1	1	0	1


NJU6575A contains low power LCD driving voltage generator circuit reducing own operation current. Therefore, it requires the following sequence procedures at power on for the power source stabilized operation.

LCD driving power supply ON/OFF sequences

The following sequences are required when the power supply is tuned on/of.


When the power supply is tuned on again after the turn off (by the power save instruction), the power save release sequence (s) ((3-21)Power Save)is required.





*1 This instruction is required in both cases of the internal and external power supply. Until "LCD driving voltage Set" execution, NJU6575A operating current is higher than usual state and all COM/SEG terminals output Vop level continuously.


*2 The wait time depends on the C 3 to C 7, C OUT capacitors(refer(4) (d)Fig.4), V DD and VLCD voltage. Therefore it requires the actual evaluation using the LCD module to get the correct time. (Refer to the following graph.)





(r) EVR Register Set

This instruction controls voltage adjustment circuits of internal LCD power supply and changes LCD driving voltage "V $_{s}$ ". Finally, it adjusts the contrast of LCD display. By setting a data into EVR register. V5 output voltage selects one condition out of 16-voltage conditions. The range of V $_{s}$ voltage is adjusted by setting external resistors as mentioned in "(4) (b) Voltage Adjust Circuits".




(s) Power Save(Dual Command)

When both of Display Off and Whole Display On are executed, the internal circuits go to the power save mode and the operating current is reduced as same as the stand by current. The internal status in the Power Save Mode is shown in follows;

- ① Stop the Oscillation Circuits and Internal Power Supply Circuits operation.
- 2 Stop the LCD driving. Segment and Common drivers output V DD level.
- ③ Keep the display data and operating mode just before the power save mode.
- (4) All of LCD driving bias voltage fix to the V DD level.

The power save and its release perform according to the following sequences.



- *1 In the power save sequence, the power save mode is started after the second instruction "whole Display ON" .
- *2 In the power save release sequence, the power save mode is released after the Normal Display instruction (Whole display OFF).

The instruction of display ON is input at any timing after the instruction of normal display in power save release sequence.

- *3 Until "LCD driving voltage set to ON" execution, NJU6575A operating current is higher than usual state and all COM/SEG terminals output V DD level continuously.
- *4 In case of external power supply for LCD driving, it should be turned off and made condition like as disconnection or connected to V DD before the power save mode or at the same time. In this time, V OUT terminal should be made condition like as disconnection or connect to the lowest voltage of the system(V 3 level from the external power supply).


New Japan Radio Co., Ltd.



(4) Internal Power Supply

(a) Voltage tripler

Three times negative voltage(V $_{\rm DD}$ common) of the voltage V $_{\rm DD}$ -V $_{\rm SS}$ is output from V $_{\rm OUT}$ terminal when connecting three capacitor between C1⁺ and C1⁻, C2⁺ and C2⁻, V $_{\rm SS}$ and V $_{\rm OUT}$. In case of the voltage doubler operation, connecting the two capacitors between C2⁺ and C2⁻, V $_{\rm SS}$ and V $_{\rm OUT}$. In case of the voltage doubler operation, connecting the two capacitors between C2⁺ and C2⁻, V $_{\rm SS}$ and V $_{\rm OUT}$. In case of the voltage doubler operation, connecting the two capacitors between C2⁺ and C2⁻, V $_{\rm SS}$ and V $_{\rm OUT}$, then connect the C1⁺ and C2⁺ terminals. Step up circuits like as Voltage Tripler or Doubler using a oscillation circuits output as its clock signal, therefore, the oscillation circuits operation is required when step up operation. The voltage relation regarding the step up circuits is shown in below. When voltage tripler operation, the operation voltage V $_{\rm DD}$ should be less than 4.5V.



(b) Voltage Adjust Circuits

The step up voltage of V $_{0.0T}$ output from V $_{5}$ through the voltage adjust circuits for LCD driving. The output voltage of V $_{5}$ is adjusted by changing the Ra and Rb within the range of $|V_{5}| < |V_{0.0T}|$. The output voltage is calculated by the following formula.




Fig. 3

The voltage of V $_{REG}$ is a standard voltage produced from built-in bleeder resistance. And V $_{REG}$ is possible to be fine-adjusted by EVR functions mentioned in (c).

For fine-adjustment of V $_5$, R2 as variable resistor, R1 and R3 as fixed constant should be connected to V $_{\rm PD}$ terminal, VR and V $_5$ as shown in Fig. 3.

[Design example for R1, R2 and R3 / Reference]

- R1+R2+R3=5M Ω (Determined by the current flown between V _{DD} -V ₅)
- Variable voltage range by the R2. $-3V \sim -4.5V$ (V LCD =V DD -V $_5 \rightarrow 6.0V \sim 7.5V$)
 - (Determined by the LCD electrical characteristics)
- -V REG =3V(In case of EVR=(0F) H)
- R1, R2 and R3 are calculated by above conditions and the formula of (1) to mentioned below; R1=2.0M Ω , R2=0.5M Ω , R3=2.5M Ω

* If the power supply voltage between V _{DD} and V _{SS} changes, V5 changes too. Therefore the power supply voltage should be stabilized for V5 stable operation.

New Japan Radio Co., Ltd.



(c) Contrast Adjustment by using the EVR function

The EVR controls voltage of V $_{\rm REG}\,$ by instruction and changes voltage of V $_5$.

As result, LCD display contrast is adjusted by V $_{5}$. The EVR selects a voltage of V _{REG} in the following 16 conditions by setting 4bits data in to the EVR register.

In case of EVR operation, T_{\perp} terminal and T_{\perp} require to set couples of value as (L,L),(L,H) and (H,L) excepting for (H,H) and the internal power supply must turn on by instruction.

Ę١	VR register	V _{REG} [V]	VLOD
(00) н	(0,0,0,0)	(135/150)·(V pp -V ss)	Low
(01) н	(0,0,0,1)	(136/150)·(V op -V ss)	
(02) н	(0,0,1,0)	(137/150)·(V op -V ss)	
(0D) н	(1, 1, 0, 1)	(148/150)·(V DD -V SS)	High
(0E) н	(1, 1, 1, 0)	(149/150)·(V DD -V SS)	
(0F) н	(1, 1, 1, 1)	(150/150)·(V DD -V SS)	

Adjustable range of the LCD driving voltage by EVR function using

The adjustable range is decided by the power supply voltage V $_{\rm DD}$ and the ratio of external resistors Ra and Rb.

[Design example for the adjustable range / Reference]

- Condition V_{DD} =3.0V, V_{SS} =0V

Ra=1M Ω , Rb=1M Ω (Ra:Rb=1:1)

The adjustable range and the step voltage are calculated as follows in the above condition.

In case of setting (00) H in the EVR register,

V_{LCD} = ((Ra+Rb)/Ra)·V_{REG} = (2/1)·[(135/150)·3.0] = 5.4V

In case of setting (0F) n in the EVR register,

V_{LCD} = ((Ra+Rb)/Ra)·V_{REG} = (2/1)·[(150/150)·3.0] = 6.0V

 Min. (00) ⊢
 ₩ax. (0F) ⊢


 Adjustable Range
 5.4 <----->6.0 [V]

 Step Voltage
 40 [mV]



*) The V LCD operating temperature. Please refer to the following graphs.

```
(condition) V _{\rm DD} = 3V
Ra=1M \Omega , Rb=1M \Omega (Ra:Rb = 1:1 )
Voltage tripler
```






(d) LCD Driving Voltage Generation Circuits

The LCD driving bias voltage of V $_1$, V $_2$, V $_3$, V $_4$ are generated internally by dividing the V $_5$ voltage with the internal bleeder resistance. And it is supplied to the LCD driving circuits after the impedance conversion with voltage follower circuit.

As shown in Fig. 4, Five capacitors are required to connect to each LCD driving voltage terminal for voltage stabilizing. And the value of capacitors C3, C4, C5, C6 and C7 determined depending on the actual LCD panel display evaluation.

Using the internal Power Supply

Using the external Power Supply





- *1 Short wiring or sealed wiring to the VR terminal is required due to the high impedance of VR terminal.
- *2 Following connection of VOUT is required when external power supply using.
 - When $V_{ss} > V_s \rightarrow V_{out} = V_s$ When $V_{ss} \le V_s \rightarrow V_{out} = V_{ss}$

New Japan Radio Co., Ltd.



(5) MPU Interface

(5-1) Interface type selection

NJU6575A interfaces with MPU by 8-bit bi-directional data bus (D 7 to D o) or serial interface (SI). The 8 bit parallel or serial interface is determined by a condition of the P/S terminal connecting to "H" or "L" level as shown in Table 5. In case of the serial interface, status and RAM data read out operation is impossible.

P/S	Туре	CS	A0	RD	WR	C86	SI	SCL	$D_{0}\simD_{7}$				
н	Parallel	CS	A0	RD	WR	C86	-	-	D o~ D 7				
L	Serial	CS	A0	-	-	-	SI	SCL	OPEN				

Table 5

(5-2) Parallel Interface

The NJU6575A interfaces to 68 or 80 type MPU directly when the parallel interface (P/S="H") is selected. 68 type MPU or 80 is determined by the condition of C86 terminal connecting to "H" or "L" as shown in table 6.

	l able 6										
C86	Туре	CS CS	A0	RD	WR	D o \sim D 7					
н	68 type MPU	CS	A0	E	R/W	D $_{0}$ \sim D $_{7}$					
L	80 type MPU	CS	A0	RD	WR	D 0~ D 7					

(5-3) Discrimination of Data Bus Signal


The NJU6575A discriminates the mean of signal on the data bus by the combination of A0, E, R/W, and (RD,WR) signals as shown in Table 7.

				Table 7			
Common	68 type	80 t	ype	Function			
A0	R/W	RD	WR				
1	1	0	1	Read Display Data			
1	0	1	0	Write Display Data			
0	1	0	1	Status Read			
0	0	1	0	Write into the Register(Instruction)			

(5-4) Serial Interface (P/S="L")

Serial interface circuits consist of 8 bits shift register and 3 bits counter. SI and SCL input are activated when the chip select terminal CS set to "L" and P/S terminal set to "L". The 8 bits shift register and 3 bits counter are reset to the initial condition when chip is not selected. The data input from SI terminal is MSB first like as the order of D $_7$, D $_8$, D $_0$. and the data are entered into the shift register synchronizing with the rise edge of the serial clock SCL. The data in the shift register are converted to parallel data at the 8th serial clock rise edge input. Discrimination of the display data or instruction of the serial input data is executed by the condition of A0 at the 8th serial clock rise edge. A0="H" is display data and A0="L" is instruction. When RES terminal becomes "L" or CS terminal becomes "H" before 8th serial clock rise edge, NJU6575A recognizes them as a instruction data incorrectly. Therefore a unit of serial data must be structured by 8-bits. The time chart for the serial interface is shown in Fig. 5. To avoid the noise trouble, the short wiring is required for the SCL input.

Note) The read out function, such as the status or RAM data read out, is not supported in this serial interface .








(5-5) Access to the Display Data RAM and Internal Register.

The NJU6575A is operating as one of pipe-line processor by the bus-holder connecting to the internal data bus to adjust the operation frequency between MPU and the Display Data RAM or Internal Register. For example, when the MPU reads out the data from the Display Data RAM, the read out data in the data read cycle(dummy read) is held in the bus-holder, then it is read out from the bus-holder to the system bus at the next data read cycle. When writes the data into the Display Data RAM, the data is held in the bus-holder, then it is written into the Display Data RAM by the next data write cycle.

Therefore high speed data transmission between MPU and NJU6575A is available because of it is not limited by the t_{ACC} and t_{DS} as display data RAM access time and limited by the system cycle time (R) or (W). If the cycle time is not be kept in the MPU operation, NOP should be inserted to the system instead of the waiting operation.

The read out operation does not read the data in the pointed address just after the address set operation, and second read out operation can read out the data correctly from the pointed address.

Therefore, one dummy read is required after address setting or write cycle as shown in Fig. 6.



Write Operation

(5-6) Chip Select

CS is Chip Select terminal. In case of CS="L", the interface with MPU is available. In case of CS="H", the D $_{0}$ to D $_{7}$ are high impedance and A0, RD, WR, SI and SCL inputs are ignored. If the serial interface is selected when CS="H", the shift register and counter are reset. However, the reset is always operated in any conditions of CS.

■ ABSOLUTE MAXIMUM RATINGS

ABSOLUTE MAXIMUM RATINGS		(Ta=25°C)
PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage (1)	VDD	- 0.3 ~ + 7.0 - 0.3 ~ + 4.5 (used Tripler)	V
Supply Voltage (2)	V٥	VDD-13.5 ~ VDD+0.3	۷
Supply Voltage (3)	V₁~V₄	V5 ~ VDD+0.3	۷
Input Voltage	VIN	- 0.3 ~ Vod+0.3	٧
Operating Temperature	Topr	- 30 ~ + 80	°C
Storage Temperature	Tstg	- 55 ~ + 125 (Chip) - 55 ~ + 100 (TCP)	°C

Note 1) If the LSI are used on condition above the absolute maximum ratings, the LSI may be destroyed. Using the LSI within electrical characteristics is strongly recommended for normal operation. Use beyond the electric characteristics conditions will cause malfunction and poor reliability.

Note 2) All voltage values are specified as $V_{ss} = 0 V$.

Note 3) The relation : $V_{DD} \ge V_1 \ge V_2 \ge V_3 \ge V_4 \ge V_5$; $V_{DD} > V_{SS} \ge V_{OUT}$ must be maintained.

Note 4) Decoupling capacitor should be connected between V DD and V ss due to the stabilized operation for the voltage converter.

ELECTRICAL C	HARACTERISTI	CS (1)			(V₀₀=5	V±10%,	Vss=0V, Ta	=-20~	+75°C)	
PARAM	ETER	SYMBOL	CONDI	TIONS	MIN	TYP	MAX	UNIT	Note	
Operating	Recommend	VDD			4. 5	5.0	5.5	v	5	
Voltage(1)	Available	YDD			2. 4		5. 5	Y	<u> </u>	
	Recommend	V۶			VDD-13.5		Vod-3.5			
Operating	Available	¥5			V⊳⊳–13. 5			v		
Voltage(2)	Available	V1, V2	$V_{LCD} = V_{DD} - V_5$		V⊳⊳–0. 6xV	LCD	VDD	v		
Av	Available	V3, V4					-0. 4xVLCD			
	1	VIHC1	DO, D1 D7,		0. 7xV₀₀		VDD			
Input	L	V_{1HC2}	AO, CS, RES,	VDD=2. 7V	0. 8xVDD		VDD	v		
Voltage	2	0	V_{1LC1}	RD, WR, C86, S1, SCL, P/L Terminals		Vss		0. 3xVDD	v	
		VILC2	Terminals	VDD=2. 7V	Vss		0. 2xVDD			
	1	Vонс11	DO, D1 D7,	Iон=-1mA	0. 8xV00		VDD			
Output		Vонс12	Terminals	I _{он} ≕—0.5mA V⊳о=2.7V	0. 8xV₀₀		VDD	v		
Voltage	2	V_{OLC11}	DO, D1 D7,	lol= 1mA	Vss		0. 2xVDD	v		
	2	Volc12	Terminals	lo∟= 0.5mA Vpp=2.7V	Vss		0. 2xV₀₀			
Innut Looko	~~	1.1	All input te	rminals	-1.0		1.0	ыA		
Input Leaka	Current	LO	All I/O term	(D0D7)	-3.0		3.0	uA.	6	
Driver On-r	aaiatanaa	Ron 1	Ta=25°C	Vlcd=13.5V		2.0	3.0	kΩ	7	
Driver Un-r	esistance	Ronz	Ĩ	Vlcd =8.0 V		3.0	4. 5	K 75	'	
Stand-by Cu	rrent	اممعا	during Power	save Mode		0. 05	5.0	uА		
			Display			28	45		8	
Operating C	urrent		VLCD=8.0V	V₀₀=2. 7V		16	25	uA		
		10021	Accessing			350	500		9	
			fcyc=200kHz	VDD=2. 7V		170	240	uA	Э	

New Japan Radio Co., Ltd.

ELECTRICAL CHARACTERISTICS (2)

JKG

PARA	METER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT	Note
Input Ter	minal Capacitance	Cin	A0, CS, RES, RD, WR, C86, S1, SCL, P/S, T1, T2, D0 D7 Ta=25°C		10		pF	
0scillati	on Frequency	fosc	Ta=25°C V _{DD} =5. 0V V _{DD} =2. 7V	9 8	11 9. 75	13 11.5	kHz	
	Input	VDD1	Vpp-Vss 2.4 5.5		v			
	Voltage	VDD2	V₀₀-V₅s.used Tripler	2. 4		4. 5	v	10
Output Volt.		Vout	Vss−V∟c⊳,used Tripler	-9. 0			V	
On -resistanc	On −resistance	Rtri	V⊳⊳=3V;C=4.7uF used Tripler		600	1000	Ω	
Voltage	Adjustment range of LCD Driving Volt	V _{out}	Tripler Circuit "OFF"	V₀₀-13. 5		V₀₀ −5. 0	۷	11
Tripler	Voltage Follower	V٥	Voltage Adjustment Circuit "OFF"	Vdd-13, 5		V₀₀–5. 0	۷	11
	Operating	Ιουτι	V _{DD} =4.5V, V _{LCD} =8V		58	120		
Operating	Ιουτ2	COM/SEG Terminals Open No Access Display		22	45	uA	12	
	Current	Топта	Display Checkered pattern		21	43		
	Voltage Reg.	Vreg	V₀₀=3. 0V, Ta=25°C			3	%	13

Note 5) NJU6575A can operate wide operating range, but it is not guarantee immediate voltage changing during the accessing of the MPU.


- Note 6) Apply to the High-impedance state of the D₀ to D₇ terminals.
- Note 7) R ON is the resistance values between power supply terminals(V 1, V 2, V 3, V 4) and each output terminals of common and segment supplied by 0.1V. This is specified within the range of supply voltage (2).
- Note 8,9,12)Apply to current after "LCD Driving Voltage Set".
- Note 8) Apply to the external display clock operation in no access from the MPU and no use internal power supply circuits.
- Note 9) Apply to the condition of cyclic (tcyc) inverted data input continuously in no use internal power supply circuits. The operating current during the accessing is proportionate to the access frequency. In the no accessing period, it is as same as I DODIX.
- Note 10) Supply voltage (V DD) range for internal Voltage Tripler operation.
- Note 11) LCD driving voltage V 5 can be adjusted within the voltage follower operating range.
- Note 12) Each operating current of voltage supply circuits block is specified under below table conditions.


	Status			Operating	External Voltage			
SYMBOL	т	т	Internal	Voltage	Voltage	Voltage	Supply	
	Τı	12	Oscillator Tripler Adjustment Fo		Follower	ollower Terminal)		
lout 1	L	*	Validity	Validity	Validity	Validity	Unuse	
lout2	Н	L	Validity	Invalidity	Validity	Validity	Use (Vout)	* = Don't Care
louts	Н	Н	Validity	Invalidity	Invalidity	Validity	Use (Vо∪т, V₅)	Uare


Note 13) Apply to the precision of the voltage between V_{DD} and V_{5} with EVR function.



MEASUREMENT BLOCK DIAGRAM







■ ELECTRICAL CHARACTERISTICS (3)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNIT	Note
Reset time	t _R	RES Terminal	1. 0			us	14
Reset "L" Level Pulse Width	t _{RW}	RES Terminal	10			us	15

Note 14) Specified from the rising edge of RES to finish the internal circuit reset.


Note 15) Specified minimum pulse width of RES signal. Over than t _{Rw} "L" input should be required for correct reset operation.

New Japan Radio Co., Ltd.



BUS TIMING CHARACTERISTICS

· Read/Write operation sequence (80 Type MPU)



			(V ₀₀ =5.0V±10%, Ta=-20~75°C)				
PAF	RAMET	ER	SYMBOL	MIN	MAX	CONDITION	UNIT
Address Hold	Time	A0, <u>CS</u>	t _{ah 8}	10			
Address Set L	lp Time	Terminals	taws	10			
System Cycle			teres	180			
Control	₩R,"L"	WR, RD	tccl (W)	25			·
Pulse Width	RD,"L"	Terminals	tccl (R)	80			
	"H"		tcch	70			-
Data Set Up 1	ime		tosa	60			ns
Data Hold Tim	1e	D₀ ~D ₇	tона	10			
RD Access Tim	1e	Terminals	t _{ACC8}		70	CL=100pF	
Output Disable Time			tона	0	30	CL-100pr	
Rise Time, Fa	ull Time	CS, WR, RD, AO, D∘∼D7 Terminals	tr, tr		15		


			(V	/₀₀=2. 7V-	~4. 5V, 1	a=-20~75°C)	
PAF	RAMET	ER	SYMBOL	MIN	MAX	CONDITION	UNIT
Address Hold	Time	AO, CS	t _{ahs}	25			
Address Set L	lp Time	Terminals	t _{AW8}	25			
System Cycle	Time		tcycs	450]	
Control	₩R,"L"	WR, RD	tccl (W)	50			
Pulse Width	RD,"L"	Terminals	tccl (R)	200			1 1
	"H"		tccH	220			ns
Data Set Up 1	ime		tosa	120			115
Data Hold Tin	ne 🛛	D₀ ~D7	tона	35			
RD Access Tim	1e	Terminals	t _{ACC8}		140	CL=100pF	
Output Disabl	Output Disable Time		toнs	0	35	or-toobi	
Rise Time, Fa	ıll Time	CS, WR, RD, AO, D₀~D7 Terminals	t,,t,		15		

Note 16) Rise time(tr) and fall time(tf) of input signal should be less than 15ns. Note 17) Each timing is specified based on $0.2xV_{DD}$ and $0.8xV_{DD}$.

New Japan Radio Co., Ltd.



· Read/Write operation sequence (68 Type MPU)




Note 18) t crcs indicates the E signal cycle during the CS activation period. The System Cycle Time must be required after CS becomes active.

Note 19) Rise time(tr) and fall time(tf) of input signal should be less than 15ns. Note 20) Each timing is specified based on $0.2xV_{DD}$ and $0.8xV_{DD}$.

New Japan Radio Co., Ltd.



· Write operation sequence (Serial Interface)



			()	/ɒɒ=5. 0V:	<u>±10%, Ta=-20-</u>	<u>~75°C)</u>
PARAMET	ER	SYMBOL	MIN	MAX	CONDITION	UNIT
Serial Clock cycle		tscyc	500			
SCL "H" pulse width	SCL Terminal	tsнw	150			
SCL "L" pulse width		tsiw	150			
Address Set Up Time	AO Terminal	tsas	120			
Address Hold Time	AU Terminat	tsah	200			ns
Data Set Up Time	SI Terminal	tsos	120			
Data hold Time	or reminar	tsdh	50			
CS-SCL Time	CS Terminal	tcss	30			
	w reninnar	tcsн	400			
Rise Time, Fall Time	SCL, AO, CS , SI Terminals	t,,t,		15		

			(V _{PD}	=2. 7V~4	l. 5V, Ta=-20∽	~75°C)
PARAMET	ER	SYMBOL	MIN	MAX	CONDITION	UNIT
Serial Clock cycle		tscvc	1000			
SCL "H" pulse width	SCL Terminal	tsнw	300		1	
SCL "L" pulse width		tslw	300			
Address Set Up Time	AO Terminal	tsas	250		1	n n
Address Hold Time	AO Terminal	tsah	400			ns
Data Set Up Time	SI Terminal	tsds	250			
Data hold Time	SITERITIAL	tsdн	100			· .
CS-SCL Time	CS Terminal	tcss	60			
	w reminar	tcsH	800			
Rise Time, Fall Time	SCL, AO, CS , SI Terminals	tr,tf		15		

Note 21) Rise time(tr) and fall time(tf) of input signal should be less than 15ns. Note 22) Each timing is specified based on $0.2xV_{DD}$ and $0.8xV_{DD}$.

New Japan Radio Co., Ltd.



LCD DRIVING WAVEFORM





Fig. 7




APPLICATION CIRCUIT

·Microprocessor Interface Example

The NJU6575A interfaces to 80 type or 68 type MPU directly. And the serial interface also communicate with MPU.





MEMO

[CAUTION] The specifications on this databook are only given for information , without any guarantee as regards either mistakes or omissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.