

# RD151TS502US

# PLL clock generator series

REJ03D0898-0100 Rev.1.00 Apr 25, 2007

#### **Description**

RD151TS502US is phase-locked loop clock generator with high-performance. And RD151TS502US is low-jitters and will enable high density mounting by shrink small-size package (SSOP-8).

#### **Features**

• Input frequency: 27.0 MHz

• Output frequency: 27.0 MHz (1:1), 33.75 MHz (1:1.25)

13.5 MHz (1:0.5), 16.875MHz (1:0.625) (Selectable)

# **Key Specifications**

• Supply voltages:  $V_{DD} = 2.7$  to 3.6 V

• Operating temperature = -10 to 75 °C

• Cycle to cycle jitter =  $\pm 75$  ps typ.

• Clock output duty cycle =  $50\pm5\%$ 


• Stabilization time: 2ms max

• Power-down mode is supported


• Ordering Information

Part Name	Package Type	Package Code (Previous Package Code)	Package Abbreviation	Taping Abbreviation (Quantity)
RD151TS502USE	SSOP-8 pin	PVSP0008KA-A (TTP-8DBV)	US	E (3,000 pcs / Reel)

### **Pin Arrangement**



# **Block Diagram**



# **Pin Descriptions**

Pin name	No.	Туре	Description
VDD	1,2	Power	Power supply
VSS	3	Ground	GND
OUT	4	Output	Clock signal output
PDWN	5	Input	Power-down control *1
SEL	6	Input	Frequency select *1
IN	7	Input	Clock signal input *1
DIV2	8	Input	Frequency select *1

Note: 1. LVCMOS level input. Pull-down by internal resistor (100  $k\Omega).$ 

# **Power-down Function Table**

PDWN	IC Operating	OUTPUT	Remark
L	Power-down	Low level	Default *1
Н	Active	Clock signal output	

Note: 1. All Circuits are set stand-by condition.

# **Clock Frequency Table**

SEL	DIV2	Output Frequency (IN:OUT Ratio)	Remark
L	L	27.0 MHz (1:1)	Default
Н	L	33.75 MHz (1:1.25)	
L	Н	13.5 MHz (1:0.5)	
Н	Н	16.875 MHz (1:0.625)	

# **Absolute Maximum Ratings**

Item	Symbol	Ratings	Unit	Conditions
Supply voltage	$V_{DD}$	-0.5 to 4.6	V	
Input voltage	Vı	-0.5 to 4.6	V	
Output voltage	Vo	-0.5 to V <sub>DD</sub> +0.5	V	
Input clamp current *1	I <sub>IK</sub>	-50	mA	V <sub>1</sub> < 0
Output clamp current *1	I <sub>OK</sub>	-50	mA	V <sub>O</sub> < 0
Continuous output current	I <sub>O</sub>	±50	mA	$V_O = 0$ to $V_{DD}$
Maximum power dissipation	P <sub>W</sub>	0.2	W	T <sub>a</sub> = 25°C (in still air)
Storage temperature	T <sub>stg</sub>	-65 to +150	°C	

Notes: Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device.

These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied.

# **Recommended Operating Conditions**

Item	Symbol	Min	Тур	Max	Unit	Conditions
Supply voltage	$V_{DD}$	2.7	3.3	3.6	V	
DC input signal voltage		-0.3	_	V <sub>DD</sub> +0.3	V	
Operating temperature	Ta	-10	_	75	°C	

#### **DC Electrical Characteristics**

 $T_a = -10 \text{ to } 75 \,^{\circ}\text{C}, \, V_{DD} = 2.7 \text{ to } 3.6 \text{ V}$ 

Item	Symbol	Min	Тур	Max	Unit	Test Conditions
Input voltage	V <sub>IL</sub>	_	_	0.8	V	IN, PDWN, SEL, DIV2 pins
Input voltage	V <sub>IH</sub>	2.0	_	_	V	IN, PDWN, SEL, DIV2 pins
Input current	lı	_	_	±100	μΑ	$V_1 = 0V$ or 3.6V, IN, $\overline{PDWN}$ , SEL, DIV2 pins
Input capacitance	Cı	_	3	_	pF	IN, PDWN, SEL, DIV2 pins
Output voltage	V <sub>OL</sub>	_	_	0.5	V	$V_{OL} = 1 \text{ mA}, V_{DD} = 3.3 \text{ V}, \text{OUT pin}$
Output voltage	$V_{OH}$	V <sub>DD</sub> -0.2	_	$V_{DD}$	V	$V_{OH} = -1$ mA, $V_{DD} = 3.3$ V, OUT pin
Output ourrant	I <sub>OL</sub>	_	15	_	mA	V <sub>OL</sub> = 1.65 V, V <sub>DD</sub> = 3.3 V, OUT pin
Output current	I <sub>OH</sub>	_	-15	_	mA	$V_{OH} = 1.65 \text{ V}, V_{DD} = 3.3 \text{ V}, OUT \text{ pin}$
Output impedance		_	30	_	Ω	OUT pin
Pull-down resister	$R_{pd}$	80 k	100 k	120 k	Ω	

Note: The condition of the minimum and maximum value must use the value specified under "Recommended Operating Conditions".

Parameters are target of design. Not 100% tested in production.

<sup>1.</sup> The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.

### **AC Electrical Characteristics**

$T_a = -10$ to	75 °C. Vpr	= 2.7  to	3.3 V. (	$C_1 = 15 \text{ pF}$
$r_a - r_0 r_0$	, v O,		O.O v, v	

Item	Symbol	Min	Тур	Max	Unit	Test Conditions	Notes
Operating current	I <sub>DD</sub>	_	6	_	mA	$V_{DD} = 3.3 \text{ V}, \overline{\text{PDWN}} = 1, C_L = 0 \text{ pF}$	
Stand-by current	I <sub>DDPD</sub>	_	10	_	μΑ	$V_{DD} = 3.3 \text{ V}, \overline{\text{PDWN}} = 0, \text{IN} = 0 \text{ V}$	
Cycle to cycle jitter	tccJ		75		ps	C <sub>L</sub> =0pF	Figure 1
Output Frequency		_	13.5	_	MHz	SEL = 0, DIV2 = 1	*1
		_	16.875	_		SEL = 1, DIV2 = 1	Figure 2
			27.0			SEL = 0, DIV2 = 0	
		_	33.75	_		SEL = 1, DIV2 = 0	
Frequency accuracy		-50	_	50	ppm		*2
Slew Rate	t <sub>SR</sub>	_	1.5	_	ns	$V_{DD} = 3.3 \text{ V}, 0.2 V_{DD} \text{ to } 0.8 V_{DD}$	
Clock duty cycle	t <sub>DT</sub>	45	50	55	%		
Stabilization time	t <sub>SB</sub>		_	2	ms		*3

Notes: Parameters are target of design. Not 100% tested in production.

- 1. Output Frequency means average value.
- 2. The accuracy of the output frequency to a set value.
- 3. Stabilization time is the time required for the integrated circuit to obtain phase lock of its input signal after power up.




Figure 1 Cycle to cycle jitter




Figure 2 Timing chart

### **Recommended Circuit Configuration**

The power supply circuit of the optimal performance on the application of a system should refer to Figure 3.

V<sub>DD</sub> decoupling is important to reduce Jitter performance.

The C1 decoupling capacitor should be placed as close to the VDD pin as possible, otherwise the increased trace inductance will negate its decoupling capability.





Figure 3 Recommended circuit configuration

#### Remark for use

- Please do not use the pull-up resistance for the OUT terminal to prevent wrong operation of IC.
- Please set the voltage of the PDWN terminal according to the following procedures when it is necessary to set IC to power-down (standby) operation immediately after the start-up this IC.
  - 1. Set the Hi level voltage when IC starts.
  - 2. Set the Low level voltage after IC starts.

As this counter measures, we recommend the pull-up register that has been described to the above recommended circuit to be added beforehand.

# **Package Dimensions**



Renesas Technology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

- Renesas lechnology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Notes:

  1. This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warrantes or representations with respect to the accuracy or completeness of the information in this document nor grants any license to any intellectual property girbs to any other rights of representations with respect to the information in this document in this document of the purpose of the respect of the information in this document in the product data, diagrams, charts, programs, algorithms, and application circuit examples.

  3. You should not use the products of the technology described in this document for the purpose of military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations, and procedures required to change without any plan protein. Before purchasing or using any Renesas products listed in this document, in the development is satisfied. The procedure is a such as that disclosed through our website, (http://www.renesas.com)

  3. Renesas has a used reasonable care in compling the information included in this document, but requires a subject to the procedure of the procedure of the procedure of t



#### **RENESAS SALES OFFICES**

http://www.renesas.com

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

#### Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd.
Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7898

Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2730-6071

**Renesas Technology Taiwan Co., Ltd.** 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology Singapore Pte. Ltd.
1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510