

### 3V 1950MHZ W-CDMA LINEAR POWER AMPLIFIER MODULE

**RF5188** 


### **RoHS Compliant & Pb-Free Product**

## **Typical Applications**

- 3V W-CDMA Band 1 Handsets
- 3V TD-SCDMA Handsets
- Multi-Mode W-CDMA 3G Handsets
- Spread-Spectrum Systems


### **Product Description**

The RF5188 is a high-power, high-efficiency linear amplifier module specifically designed for 3V handheld systems. The device is manufactured on an advanced third generation GaAs HBT process, and was designed for use as the final RF amplifier in 3V W-CDMA handheld digital cellular equipment, spread-spectrum systems, and other applications in the 1920MHz to 1980MHz band (Band 1). The RF5188 has a digital control line for low power applications to lower quiescent current. The RF5188 is assembled in at 16-pin, 3mmx3mm, QFN package.



#### **Optimum Technology Matching® Applied**

	,	• • • •	
i BJT	🗹 GaAs HBT	GaAs MESFET	
i Bi-CMOS	SiGe HBT	Si CMOS	
GaP/HBT	GaN HEMT	SiGe Bi-CMOS	



### **Functional Block Diagram**

Package Style: QFN, 16-Pin, 3x3

### **Features**

- Input/Output Internally Matched @  $50\Omega$
- 27.5dBm Linear Output Power
- 42% Peak Linear Efficiency
- 28dB Linear Gain
- -42dBc ACLR @ ±5MHz
- HSDPA Capable


## Ordering Information

RF5188 3V 1950MHz W-CDMA Linear Power Amplifier Module RF5188PCBA-41X Fully Assembled Evaluation Board RE Micro Devices Inc. Tel (336) 664 123

RF Micro Devices, Inc.	Tel (336) 664 1233
7628 Thorndike Road Greensboro, NC 27409, USA	Fax (336) 664 0454 http://www.rfmd.com
Greensbord, NG 27409, USA	http://www.hhttp.com

### **Absolute Maximum Ratings**

Parameter	Rating	Unit
Supply Voltage (RF off)	+8.0	V
Supply Voltage (P <sub>OUT</sub> ≤31dBm)	+5.2	V
Control Voltage (V <sub>REG</sub> )	+3.9	V
Input RF Power	+10	dBm
Mode Voltage (V <sub>MODE</sub> )	+3.9	V
Operating Temperature	-30 to +110	°C
Storage Temperature	-40 to +150	°C
Moisture Sensitivity Level (IPC/JEDEC J-STD-20)	MSL 2 @ 260	°C




RF Micro Devices believes the furnished information is correct and accurate at the time of this printing. RoHS marking based on EUDirective2002/95/EC (at time of this printing). However, RF Micro Devices reserves the right to make changes to its products without notice. RF Micro Devices does not assume responsibility for the use of the described product(s).

Parameter	Specification			11	Condition
	Min.	Тур.	Max.	Unit	Condition
High Gain Mode (V <sub>MODE</sub> Low)					T=25°C Ambient, $V_{CCBIAS}$ =3.4V, $V_{CC}$ =3.4V, $V_{REG}$ =2.8V, $V_{MODE}$ =0V, and $P_{OUT}$ =27.5dBm for all parameters (unless otherwise specified). Modulation is 3GPP 3.2 03-00 DPCCH+1DPDCH.
Operating Frequency Range	1920		1980	MHz	
Linear Gain	26	28.5	32	dB	
Harmonics Maximum Linear Output	27.5		-10	dBm dBm	f=2fo, 3fo
Linear Efficiency	38	42	47	%	
Maximum I <sub>CC</sub>	352	394	435	mA	
ACLR1 @ ±5MHz		-42	-37	dBc	
ACLR2 @ ±10MHz		-53 1.7:1	-48	dBc	
Input VSWR Output VSWR Stability Ruggedness		1.7.1	6:1		No oscillation>-70dBc
			10:1		No damage
Noise Power		-150		dBm/Hz	-50 <u>&lt;</u> P <sub>OUT</sub> <+27.5dBm, RX=925MHz to 960MHz (EGSM)
		-133		dBm/Hz	-50≤P <sub>OUT</sub> ≤+27.5dBm, RX=1805MHz to 1880MHz (DCS)
		-140		dBm/Hz	-50≤P <sub>OUT</sub> ≤+27.5dBm, RX=2110MHz to 2170MHz (W-CDMA), TX/RX Offset=130MHz
		-143		dBm/Hz	-50≤P <sub>OUT</sub> ≤+27.5dBm, RX=2110MHz to 2170MHz (W-CDMA), TX/RX Offset=190MHz
		-147		dBm/Hz	-50≤P <sub>OUT</sub> ≤+27.5dBm, RX=2400MHz to 2480MHz (Bluetooth)
		-107		dBm/Hz	-50≤P <sub>OUT</sub> ≤+27.5dBm, TX=1932.3MHz to 1980MHz, RX=1893.5MHz to 1919.6MHz (PHS)
IM Products					
IM 5MHz			-31	dBc	IF offset f <sub>O</sub> +5MHz with CW signal=-40dBc
IM 10MHz			-41	dBc	IF offset f <sub>O</sub> +10MHz with CW signal=-40dBc

Demonster	Specification			11	O an dition	
Parameter	Min. Typ. Ma		Max.	Unit	Condition	
Low Gain Mode (V <sub>MODE</sub> High)					T=25°C Ambient, $V_{CCBIAS}$ =3.4V, $V_{CC}$ =1.5V, $V_{REG}$ =2.8V, $V_{MODE}$ =2.8V, and $P_{OUT}$ =16dBm for all parameters (unless otherwise specified). Modulation is 3GPP 3.2 03-00 DPCCH+1DPDCH.	
Operating Frequency Range Linear Gain Maximum Linear Output	1920 22 16	26	1980 31	MHz dB dBm		
Linear Efficiency ACLR @ ±5MHz ACLR @ ±10MHz	18.3	21.0 -41 -54	25.3 -37 -48	% dBc dBc		
Maximum I <sub>CC</sub> Input VSWR Output VSWR Stability	105	125 2:1	145 6:1	mA	No oscillation>-65dBc	
Ruggedness IM Products			10:1		No damage	
IM 5MHz IM 10MHz			-31 -41	dBc dBc	IF offset $f_O$ +5MHz with CW signal=-40dBc IF offset $f_O$ +10MHz with CW signal=-40dBc	
Power Supply Supply Voltage (V <sub>CC1</sub> and V <sub>CC2</sub> )	3.2 0.6	3.4	4.2	V V	Low power with DC to DC Converter	
V <sub>CC</sub> Bias High Gain Idle Current (I <sub>CC1</sub> /I <sub>CC2</sub> /I <sub>CCBIAS</sub> )	1.5	70	4.2 93	V mA	$V_{\text{MODE}}\text{=}\text{low}$ and $V_{\text{REG}}\text{=}2.8\text{V},V_{\text{CC}}\text{=}3.4\text{V}$	
Low Gain Idle Current (I <sub>CC1</sub> /I <sub>CC2</sub> /I <sub>CCBIAS</sub> )		60	83	mA	$V_{\text{MODE}}\text{=}\text{high} \text{ and } V_{\text{REG}}\text{=}2.8\text{ V},  V_{\text{CC}}\text{=}1.5\text{ V}$	
V <sub>REG</sub> Current V <sub>MODE</sub> Current		1 250	3	mA uA		
RF Turn On/Off Time DC Turn On/Off Time Total Current (Power Down)		1.2 2 0.2	6 25 0.5	uS uS uA		
V <sub>REG</sub> Low Voltage (Power Down) V <sub>REG</sub> High Voltage (Recom- mended)	0 2.75	2.8	0.5 2.95	V V		
V <sub>REG</sub> High Voltage (Operational)	2.7		3.0	V		
V <sub>MODE</sub> Voltage V <sub>MODE</sub> Voltage	0 2.0		0.5 3.0	V V	High Gain Mode Low Gain Mode	

Pin	Function	Description	Interface Schematic
1	RF IN	RF input internally matched to $50\Omega$ . This input is internally AC-coupled.	
2	GND	Ground connection.	
3	VMODE	For nominal operation (High Power mode), V <sub>MODE</sub> is set LOW. When set HIGH, devices are biased lower to improve efficiency at lower output levels.	
4	VREG	Regulated voltage supply for amplifier bias circuit. In power down mode, both $\rm V_{REG}$ and $\rm V_{MODE}$ need to be LOW (<0.5V).	
5	NC	No connection. Do not connect this pin to any external circuit.	
6	NC	No connection. Do not connect this pin to any external circuit.	
7	NC	No connection. Do not connect this pin to any external circuit.	
8	NC	No connection. Do not connect this pin to any external circuit.	
9	<b>RF OUT</b>	RF output. Internally AC-coupled.	
10	VCC2	Output stage collector supply. Please see the schematic for required external components.	
11	VCC2	Same as pin 10.	
12	VCC2	Same as pin 10.	
13	NC	No connection. Do not connect this pin to any external circuit.	
14	IM	Interstage matching. Connect to pin 15.	
15	VCC1/IM	First stage collector supply and interstage matching. A $4.7 \mu F$ decoupling capacitor may be required. Connect to pin 14.	
16	VCCBIAS	Power supply input for the DC bias circuitry.	
Pkg Base	GND	Ground connection. The backside of the package should be soldered to a top side ground pad which is connected to the ground plane with mul- tiple vias. The pad should have a short thermal path to the ground plane.	




VCC BIAS can be connected to VCC; however, VCC must be maintained above 1.5 V.

L2 = 8.2 nH and may be needed to provide isolation between VCC1 and VCC2 depending on layout.

Output Power (dBm)	Matching Component	Sample Part Number	Typical Efficiency (%)
28	12nH	LQG15HN12NJ02D (Murata)	41
27.5	N/A		42
26.5	0.5pF	GRM1555C1HR50BZ01E (Murata)	42
26	1.0pF	GRM1555C1H1R0BZ01E (Murata)	42
25	1.5pF	GRM1555C1H1R5BZ01E (Murata)	41

## **Evaluation Board Schematic**



## **PCB Design Requirements**

#### PCB Surface Finish

The PCB surface finish used for RFMD's qualification process is electroless nickel, immersion gold. Typical thickness is 3µinch to 8µinch gold over 180µinch nickel.

#### **PCB Land Pattern Recommendation**

PCB land patterns for RFMD components are based on IPC-7351 standards and RFMD empirical data. The pad pattern shown has been developed and tested for optimized assembly at RFMD. The PCB land pattern has been developed to accommodate lead and package tolerances. Since surface mount processes vary from company to company, careful process development is recommended.

#### **PCB Metal Land Pattern**

$$\begin{array}{l} \mathsf{A} = 0.64 \ x \ 0.28 \ (mm) \ Typ. \\ \mathsf{B} = 0.28 \ x \ 0.64 \ (mm) \ Typ. \\ \mathsf{C} = 0.78 \ x \ 0.64 \ (mm) \\ \mathsf{D} = 0.64 \ x \ 1.28 \ (mm) \\ \mathsf{E} = 1.50 \ (mm) \ \mathsf{Sq.} \end{array}$$




Figure 1. PCB Metal Land Pattern (Top View)

#### PCB Solder Mask Pattern

Liquid Photo-Imageable (LPI) solder mask is recommended. The solder mask footprint will match what is shown for the PCB metal land pattern with a 2mil to 3mil expansion to accommodate solder mask registration clearance around all pads. The center-grounding pad shall also have a solder mask clearance. Expansion of the pads to create solder mask clearance can be provided in the master data or requested from the PCB fabrication supplier.




Figure 2. PCB Solder Mask Pattern (Top View)

### Thermal Pad and Via Design

The PCB land pattern has been designed with a thermal pad that matches the die paddle size on the bottom of the device.

Thermal vias are required in the PCB layout to effectively conduct heat away from the package. The via pattern has been designed to address thermal, power dissipation and electrical requirements of the device as well as accommodating routing strategies.

The via pattern used for the RFMD qualification is based on thru-hole vias with 0.203mm to 0.330mm finished hole size on a 0.5mm to 1.2mm grid pattern with 0.025mm plating on via walls. If micro vias are used in a design, it is suggested that the quantity of vias be increased by a 4:1 ratio to achieve similar results.