

## N-Channel 2.5-V (G-S) Battery Switch, ESD Protection

### PRODUCT SUMMARY

$V_{DS}$ (V)	$r_{DS(on)}$ ( $\Omega$ )	$I_D$ (A)
28	0.033 @ $V_{GS} = 4.5$ V	4.6
	0.038 @ $V_{GS} = 3.0$ V	4.3
	0.042 @ $V_{GS} = 2.5$ V	4.1



**ESD Protected  
2000 V**

### FEATURES


- Low  $r_{DS(on)}$
- $V_{GS}$  Max Rating: 14 V
- Exceeds 2-kV ESD Protection
- 28-V  $V_{DS}$  Rated
- Symmetrical Voltage Blocking (Off Voltage)

### DESCRIPTION

The Si6924AEDQ is a dual n-channel MOSFET with ESD protection and gate over-voltage protection circuitry incorporated into the MOSFET. The device is designed for use in Lithium Ion battery pack circuits. The common-drain construction takes advantage of the typical battery pack topology, allowing a further reduction of the device's on-resistance. The 2-stage input protection circuit is a unique design, consisting of two stages of back-to-back zener diodes separated by a resistor. The first stage diode is designed to absorb most of the ESD energy. The second stage diode is


designed to protect the gate from any remaining ESD energy and over-voltages above the gates inherent safe operating range. The series resistor used to limit the current through the second stage diode during over voltage conditions has a maximum value which limits the input current to  $\leq 10$  mA @ 14 V and the maximum  $t_{off}$  to 12  $\mu$ s. The Si6924AEDQ has been optimized as a battery or load switch in Lithium Ion applications with the advantage of both a 2.5-V  $r_{DS(on)}$  rating and a safe 14-V gate-to-source maximum rating.

### APPLICATION CIRCUITS



\*Thermal connection to drain pins is required to achieve specific performance.


**FIGURE 1.** Typical Use In a Lithium Ion Battery Pack




\*\*R typical value is 3.3 k $\Omega$  by design.

See Typical Characteristics,  
Gate-Current vs. Gate-Source Voltage, Page 3.

**FIGURE 2.** Input ESD and Overvoltage Protection Circuit.

**FUNCTIONAL BLOCK DIAGRAM AND PIN CONFIGURATION**


Ordering Information: Si6924AEDQ-T1



\*Thermal connection to drain pins is required to achieve specific performance.

**FIGURE 3.**

**FIGURE 4.**

**ABSOLUTE MAXIMUM RATINGS ( $T_A = 25^\circ\text{C}$  UNLESS OTHERWISE NOTED)**

Parameter	Symbol	10 sec	Steady State	Unit
Drain-Source Voltage, Source-Drain Voltage	$V_{DS}$	28	$\pm 14$	V
Gate-Source Voltage	$V_{GS}$			
Continuous Drain-to-Source Current ( $T_J = 150^\circ\text{C}$ ) <sup>a</sup>	$I_D$	4.6	4.1	A
		3.7	3.2	
Pulsed Drain-to-Source Current	$I_{DM}$	20		
Pulsed Source Current (Diode Conduction) <sup>a</sup>	$I_S$	1.2	0.9	
Maximum Power Dissipation <sup>a</sup>	$P_D$	1.3	1.0	W
		0.84	0.64	
Operating Junction and Storage Temperature Range	$T_J, T_{stg}$	-55 to 150		°C







**THERMAL RESISTANCE RATINGS**






Parameter	Symbol	Typical	Maximum	Unit
Maximum Junction-to-Ambient <sup>a</sup>	$R_{thJA}$	71	95	°C/W
		96	125	
Maximum Junction-to-Foot (Drain)	$R_{thJF}$	56	70	

Notes

a. Surface Mounted on FR4 Board.



**TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)**

**TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)**


**TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)****Normalized Thermal Transient Impedance, Junction-to-Foot**