



## 12-V VCM/Spindle Motor Driver for Large Capacity HDD

### FEATURES

- 12-V Motor Supply
- Blocking Schottky Diode Replaced by External Synchronous Rectifier
- Spindle Motor Driver Features:
  - External LITTLE FOOT® Drivers for High Current/Power Application
  - Constant Off-Time PWM Current Drive Minimizing Power Dissipation
  - Sensorless Motor Commutation Immune to PWM Noise
  - Externally Controlled Start-Up/Run Function
  - Low-Jitter Commutation Output for External Speed Control
  - Level Shifting Buffer Amplifier for PWM DAC
  - Adjustable Output Slew Rate Control
  - Unique Commutation Driver Minimizing Audible Noise
  - Programmable Phase Advance for High Speed Motor
  - Speed Triggered Motor Brake for Enhanced Reliability
- Voice Coil Motor Driver Features:
  - External LITTLE FOOT Drivers for High Current/Power Application
  - Low Crossover Distortion in Linear Mode (Class AB)
  - Selectable Constant Frequency PWM or Linear Operation
  - Programmable Retract Voltage Clamp
  - Level Shifting Buffer Amplifier for PWM DAC
  - Direct VCM Retract Control Input
  - Current Sense Output for Enhanced Servo Control
  - Fixed PWM Output Slew Rate Limit
- System Manager Features:
  - Power-On Reset Generator
  - Adjustable System Voltage Monitor
  - 2.3/5.0-V $\pm$ 5%, 150 ppm/ $^{\circ}$ C Reference Output for External PWM DAC
  - Programmable Timer for Head Retract and Spindle Brake Delay
  - Built-In Test Ability
- 3-Wire Synchronous Serial Data Interface
- Internal Registers and Address Decoding with Full Readback Capability


### DESCRIPTION

The Si9993CS consists of a 3-phase brushless dc motor (spindle) PWM controller and a linear/PWM transconductance stage suitable for driving a voice coil motor (head actuator). To meet the power handling capability required for a high capacity hard disk drive, both drivers utilize external LITTLE FOOT half-bridges (Siliconix Si9942 recommended). A separate LITTLE FOOT PMOS switch (Si9430) is used as a

synchronous rectifier in place of the usual Schottky blocking diode.

Si9993CS is manufactured in a junction-isolated BiC/DMOS process (JIBCD15) and is available in a 64-pin SQFP package, specified to operate over the commercial (0 $^{\circ}$ C to 70 $^{\circ}$ C) temperature range.

**FUNCTIONAL BLOCK DIAGRAM**





**ABSOLUTE MAXIMUM RATINGS (T<sub>A</sub> = 25°C)\***

Voltage Referenced to GND Pin  
V<sub>DD</sub> Supply Range . . . . . -0.3 to 7 V  
V<sub>CLAMP</sub> Supply Range . . . . . > (V<sub>CC</sub> - 0.3 V  
and > (V<sub>DD</sub> - 0.3 V) to 14 V  
V<sub>CC</sub>, V<sub>MOT</sub> Supply Range . . . . . -0.3 to 14 V  
AGND, DGND, PWRGND to GND . . . . . -0.3 to 0.3 V  
SENA, SENB, SENC, CT, VCM+, VCM-Pin . . . . . -1.0 to V<sub>CC</sub> + 1.0 V  
POR, FCOM, STEPCLK, ENCOM, SYSCLK, PWMIN,  
PWMOU, RESETVCM, IPCLK, IPDATA  
and IPENABLE pins . . . . . -0.3 to V<sub>DD</sub> + 0.3 V

All Other Pins . . . . . -0.3 to V<sub>CC</sub> + 0.3 V  
Maximum Current (All Input Pins) . . . . . ±20 mA  
Storage Temperature (T<sub>stg</sub>) . . . . . -65 to 150°C  
Operating Temperature (T<sub>A</sub>) . . . . . 0 to 70°C  
Junction Temperature (T<sub>J</sub>) . . . . . 150°C  
Power Dissipation . . . . . 2 W  
Thermal Impedance (θ<sub>JA</sub>) . . . . . 6.25°C/W

\* Exposure to Absolute Maximum rating conditions for extended periods may affect device reliability. Stresses above Absolute Maximum rating may cause permanent damage. Functional operation at conditions other than the operating conditions specified is not implied. Only one Absolute Maximum rating should be applied at any one time. Device mounted on one-inch square FR4 Board.

SPECIFICATIONS						
<b>Operating Conditions:</b>		V <sub>CC</sub> = V <sub>MOT</sub> = 12 V ±10%, V <sub>DD</sub> = 5 V ±10%, V <sub>REF(IN)</sub> = V <sub>REF(OUT)</sub> , RSS = RSV = 0.2 Ω ±1%, R <sub>SRADJ</sub> = 20 kΩ ±1%, Si9942-Si9430 LITTLE FOOT Driver, F <sub>SYSCLK</sub> = 5 MHz, T <sub>A</sub> = 0 to 70°C				
Parameter	Symbol	Specific Test Conditions	Limits			Unit
			Min <sup>a</sup>	Typ <sup>b</sup>	Max <sup>a</sup>	
<b>Power Supply</b>						
Supply Current	I <sub>DD</sub>	Normal Operation, Serial Port Idle		0.2	1.2	mA
		D7D6(REG0/5) = 00, All Clocks Disabled		0.02	0.1	
	I <sub>CC</sub> + I <sub>MOT</sub> + I <sub>CLAMP</sub>	Normal Operation	With VCM Load	40	65	
		No Load at V <sub>REF(OUT)</sub>	Without VCM Load	25	40	
		D7D6(REG0/5) = 00, All Clocks Disabled		4	6	
<b>Control Logic</b>						
Low Input Current	I <sub>IL</sub>	V <sub>IN</sub> = 0 V	-1			μA
High Input Current	I <sub>IH</sub>	V <sub>IN</sub> = V <sub>DD</sub>			1	
Low Input Voltage (All Digital Inputs)	V <sub>IL</sub>				0.8	V
High Input Voltage (All Digital Inputs)	V <sub>IH</sub>		2.0			
Low Output Voltage (POR)	V <sub>OL</sub>	I <sub>OUT</sub> = 4 mA			0.4	
High Output Voltage (POR)	V <sub>OH</sub>	I <sub>OUT</sub> = -4 mA	4.1			
Low Output Voltage (FCOM, PWMOU)	V <sub>OL</sub>	I <sub>OUT</sub> = 2 mA			0.4	
High Output Voltage (FCOM, PWMOU)	V <sub>OH</sub>	I <sub>OUT</sub> = -2 mA	4.1			
IPDATA Setup Time to Rising IPCLK Edge	t <sub>1</sub>	See Timing Diagram, Figures 1 and 2.	15			ns
Rising IPCLK Edge to IPDATA Hold Time	t <sub>2</sub>		15			
IPDATA Clock Cycle Time	t <sub>3</sub>		100			
IPDATA Hold for IPDATA Driver Turnaround	t <sub>4</sub>		70			
IPCLK High and Low Time	t <sub>5</sub>		45			
IPDATA Propagation Delay WRT IPCLK Falling Edge	t <sub>6</sub>				100	
IPENABLE Setup Time WRT IPCLK Rising Edge	t <sub>7</sub>		100			
IPENABLE Hold Time WRT IPCLK Rising Edge	t <sub>8</sub>		20			
WRT IPCLK Falling Edge to Data Tri-State	t <sub>9</sub>		See Timing Diagram, Figures 1 and 2.		10	

SPECIFICATIONS						
<b>Operating Conditions:</b> $V_{CC} = V_{MOT} = 12\text{ V} \pm 10\%$ , $V_{DD} = 5\text{ V} \pm 10\%$ , $V_{REF(IN)} = V_{REF(OUT)}$ , $R_{SS} = R_{SV} = 0.2\ \Omega \pm 1\%$ , $R_{SRADJ} = 20\text{ k}\Omega \pm 1\%$ , Si9942-Si9430 LITTLE FOOT Driver, $F_{SYSCLK} = 5\text{ MHz}$ , $T_A = 0\text{ to }70^\circ\text{C}$						
Parameter	Symbol	Specific Test Conditions	Limits			Unit
			Min <sup>a</sup>	Typ <sup>b</sup>	Max <sup>a</sup>	
<b>System Manager</b>						
VDD Undervoltage Detection Threshold (High-to-Low)		UV <sub>ADJ</sub> Unconnected	4.500	4.625	4.750	V
VDD Hysteresis				0.05		
VCC Undervoltage Detection Threshold (High-to-Low)			8.5	9.25	10.0	
VCC Hysteresis				0.2		
POR Time-out	t <sub>POR</sub>	PORCAP = 0.5 $\mu$ F	350	500	650	ms
Delay Time from PWR Failure to POR Active	t <sub>POR</sub>			0.8	1.0	$\mu$ S
POR Charging Current	I <sub>POR</sub>			2		$\mu$ A
POR Comparator Hysteresis			1.0			V
Adjustable Internal Spindle Brake Delay Time	t <sub>spindly</sub>	$V_{CLAMP} = 3.0\text{ to }13.2\text{ V}$ $V_{DD} = V_{CC} = 0\text{ V}$	D3D2(REG1) = 01	192		ms
Internal VCM Retract Delay Time	t <sub>vcm dly</sub>		D5D4(REG1) = 01	8		
V <sub>TEST</sub> Leakage	I <sub>VTEST</sub>	$V_{CLAMP} = 3.0\text{ V}$ , $V_{DD} = V_{CC} = 0\text{ V}$ $V_{TEST} = 10\text{ V}$			1	$\mu$ A
5-V Reference Initial Power-On Tolerance	V <sub>REF</sub>	$V_{REF(IN)} = V_{REF(OUT)}$ (Internal Reference) I <sub>OUT</sub> = 20 mA to -2 mA	4.75	5.00	5.25	V
5-V Reference Drift from Initial Power-On Tolerance	$\frac{\Delta V_{REF}}{V_{REF}}$		-1.5		1.5	%
<b>VCM Driver</b>						
Transconductance	G <sub>mVCM</sub>	I <sub>MOTOR</sub> = 1 A, D5D4(REG0) = 11	1.52	1.60	1.68	A/V
Output Offset Current	I <sub>OS</sub>	D5D4(REG0) = 11	-25	0	25	mA
DAC Reference Output	V <sub>REF/2</sub>	R <sub>LOAD</sub> = 100 k $\Omega$	2.09	2.2	2.31	V
VCMDACIN Input Range		+VCMDACIN or -VCMDACIN to GND	0.1		5.0	
VCMDACIN Input Bias Current	I <sub>b(L/S)</sub>				50	nA
Feedback Resistance	R <sub>FB</sub>	Internal Resistor from IVCMS to COMP1		12		k $\Omega$
3-dB Bandwidth		L/S, I/S and Comp Amp		1.0		MHz
		Class B Power Amp		0.4		
CMRR of Current Sense Amplifier		CM Input = 0 to V <sub>CC</sub>		70		dB
Head Retract Voltage Clamp		I <sub>MOTOR</sub> = 60 mA, D7D6(REG1) = 00	0.32	0.4	0.48	V
Short Circuit Head Retract Current			120		180	mA
Current Sense Amplifier Zero Output Voltage	V(IVCMS)	I <sub>MOTOR</sub> = 0 D7D6(REG0) = 00, D7D6(REG5) = 11 I <sub>MOTOR</sub> = 0 D7D6(REG0) = 00, D7D6(REG5) = 11	2.32	2.5	2.68	V
Current Sense Amplifier Output Gain Ratio	V(IVCMS)/V(RSV)	dc Gain		2.67		V/V




<b>SPECIFICATIONS</b>						
<b>Operating Conditions:</b> $V_{CC} = V_{MOT} = 12\text{ V} \pm 10\%$ , $V_{DD} = 5\text{ V} \pm 10\%$ , $V_{REF(IN)} = V_{REF(OUT)}$ , $R_{SS} = R_{SV} = 0.2\ \Omega \pm 1\%$ , $R_{SRADJ} = 20\text{ k}\Omega \pm 1\%$ , Si9942-Si9430 LITTLE FOOT Driver, $F_{SYSCLK} = 5\text{ MHz}$ , $T_A = 0\text{ to }70^\circ\text{C}$						
Parameter	Symbol	Specific Test Conditions	Limits			Unit
			Min <sup>a</sup>	Typ <sup>b</sup>	Max <sup>a</sup>	
<b>Spindle Motor Driver</b>						
Transconductance	$G_{MSPIN}$ (Start-Up)	$I_{MOTOR} = 1\text{ A}$ , D5D4(REG5) = 11	1.44	1.60	1.76	A/V
Spindle Driver Input Offset Voltage	$V_{(SPDACIN)}$	$I_{MOTOR} = 0\text{ A}$ , D5D4(REG5) = 11		40		mV
Current Sense Comparator Input Bias Current	$I_B(C/S)$				2	$\mu\text{A}$
PWM Constant Off-Time Stability		D3/D2(REG5) = 01	3.2		3.4	$\mu\text{s}$
Spindle Driver Input Bias Current	$I_B(L/S)$				50	nA
BEMF Detect Input Offset Voltage			-20		20	mV
BEMF Detect CM Input Range			2.5		$V_{CLAMP} - \frac{2}{2}$	V
Power-Down Spindle Motor Break Threshold		Measured at $V_{CLAMP}$ D1D0(REG1) = 11	2.4	3.0	3.6	
<b>PWM Pre-Driver for LITTLE FOOT® (Spindle Motor)</b>						
SRADJ Voltage	$V_{SRADJ}$	$I_{SRADJ} = -50\ \mu\text{A}$		1.0		V
HSA/B/C Output High Current (OFF)	$I_{OH(HS)}$	<b>D2/D1(REF4) = 11</b>				mA
		$V_{OUT} = V_{CLAMP} - 0.4\text{ V}$		-1.6		
		$V_{OUT} = V_{CLAMP} - 3\text{ V}$ , Slew Controlled Range		-1.6		
		$V_{OUT} = V_{CLAMP} - 10\text{V}$		-24		
		<b>D2/D1(REF4) = 00</b>				
HSA/B/C Output Low Current (ON)	$I_{OL(HS)}$	$V_{OUT} = V_{CLAMP} - 3\text{ V}$		-13		
		<b>D2/D1(REF4) = 11</b>				
		$V_{OUT} = V_{CLAMP} - 3\text{ V}$ , Slew Controlled Range		1.4		
		<b>D2/D1(REF4) = 00</b>				
		$V_{OUT} = 3\text{ V}$		19		
LSA/B/C Output Low Current (OFF)	$I_{OL(LS)}$	<b>D2/D1(REF4) = 11</b>				
		$V_{OUT} = 0.4\text{ V}$		1.9		
		$V_{OUT} = 3\text{ V}$ , Slew Controlled Range		1.7		
		$V_{OUT} = 10\text{V}$		5.0		
		<b>D2/D1(REF4) = 00</b>				
LSA/B/C Output High Current (ON)	$I_{OH(LS)}$	$V_{OUT} = 3\text{ V}$		13		
		<b>D2/D1(REF4) = 11</b>				
		$V_{OUT} = 3\text{ V}$ , Slew Controlled Range		-1.1		
		<b>D2/D1(REF4) = 00</b>				
		$V_{OUT} = 3\text{ V}$		-7		
SENA/B/D and VCM $\pm$ Clamp Diode Voltage	$V_{CL}$	Measured at $I_F = 20\text{ mA}$ and $I_F = -20\text{ mA}$	0.5			V

SPECIFICATIONS							
<b>Operating Conditions:</b> $V_{CC} = V_{MGT} = 12\text{ V} \pm 10\%$ , $V_{DD} = 5\text{ V} \pm 10\%$ , $V_{REF(IN)} = V_{REF(OUT)}$ , $R_{SS} = R_{SV} = 0.2\ \Omega \pm 1\%$ , $R_{SRADJ} = 20\text{ k}\Omega \pm 1\%$ , Si9942-Si9430 LITTLE FOOT Driver, $F_{SYSCLK} = 5\text{ MHz}$ , $T_A = 0\text{ to }70^\circ\text{C}$							
Parameter	Symbol	Specific Test Conditions	Limits			Unit	
			Min <sup>a</sup>	Typ <sup>b</sup>	Max <sup>a</sup>		
<b>PWM Pre-Driver for LITTLE FOOT (VCM)</b>							
HS $\pm$ Output High Current OFF	$I_{OH(HS)}$	<b>With Slew Rate Control</b>					mA
		$V_{OUT} = V_{CLAMP} - 0.4\text{ V}$		-1.6			
		$V_{OUT} = V_{CLAMP} - 3\text{ V}$ , Slew Controlled Range		-1.6			
		$V_{OUT} = V_{CLAMP} - 10\text{ V}$		-24			
		<b>Without Slew Rate Control</b>					
HS $\pm$ Output Low Current ON	$I_{OL(HS)}$	<b>With Slew Rate Control</b>					mA
		$V_{OUT} = V_{CLAMP} - 3\text{ V}$ , Slew Controlled Range		1.4			
		<b>Without Slew Rate Control</b>					
		$V_{OUT} = 3\text{ V}$		3.1			
		<b>Without Slew Rate Control</b>					
LS $\pm$ Output Low Current OFF	$I_{OL(LS)}$	<b>With Slew Rate Control</b>					mA
		$V_{OUT} = 0.4\text{ V}$		1.9			
		$V_{OUT} = 3\text{ V}$ , Slew Controlled Range		1.7			
		$V_{OUT} = 10\text{ V}$		5.0			
		<b>Without Slew Rate Control</b>					
LS $\pm$ Output High Current ON	$I_{OH(LS)}$	<b>With Slew Rate Control</b>					mA
		$V_{OUT} = 3\text{ V}$ , Slew Controlled Range		-1.1			
		<b>Without Slew Rate Control</b>					
		$V_{OUT} = V_{CLAMP} - 3\text{ V}$		-1.4			
		<b>Without Slew Rate Control</b>					
Upper VCM Slew Rate Threshold	$VCMSR_{th+}$	From Low to High $V_{CC} = V_{CLAMP} = 12\text{ V}$		10.3		V	
		Hysteresis		2.3			
Lower VCM Slew Rate Threshold	$VCMSR_{th-}$	From Low to High $V_{CC} = V_{CLAMP} = 12\text{ V}$		1.3		V	
		Hysteresis		1.7			
<b>VCM Linear Pre-Driver for LITTLE FOOT</b>							
HS $\pm$ Linear High Output Voltage	$V_{OH}$	$I_{OUT} = 0$		$V_{CLAMP} - 0.8$		V	
HS $\pm$ Linear Low Output Voltage	$V_{OL}$			1.4			
HS $\pm$ Linear Output High Current	$I_{OH}$	$V_{OUT} = V_{CLAMP} - 3\text{ V}$		-1.4		mA	
HS $\pm$ Linear Output Low Current	$I_{OL}$	$V_{OUT} = 3\text{ V}$		3.1			
LS $\pm$ Linear High Output Voltage	$V_{OH}$	$I_{OUT} = 0$		$V_{CLAMP} - 1.6$		V	
LS $\pm$ Linear Low Output Voltage	$V_{OL}$			0.7			
LS $\pm$ Linear Output High Current	$I_{OH}$	$V_{OUT} = V_{CLAMP} - 3\text{ V}$		-1.4		mA	
LS $\pm$ Linear Output Low Current	$I_{OL}$	$V_{OUT} = 3\text{ V}$		3.1			

## Notes

- a. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.  
 b. Typical values are for DESIGN AID ONLY, not guaranteed or subject to production testing.

**PIN CONFIGURATION**




<b>PIN DESCRIPTION</b>			
Pin No.	Name	Type	Function
1	RESETVCM	Digital, Input	Direct RESET to bit D6 of REG0. Force head retract sequence if in normal operation.
2	HS-	Analog, Output	Connection to gate of negative VCM high-side driver
3	LS-	Analog, Output	Connection to gate of negative VCM low-side driver
4	PGATE	Analog, Output	Connection to gate of external PMOSFET used to isolate VCLAMP during emergency head retract.
5	HSA	Analog, Output	Connection to gate of spindle 0-A high-side driver
6	LSA	Analog, Output	Connection to gate of spindle 0-A low-side driver
7	HSB	Analog, Output	Connection to gate of spindle 0-B high-side driver
8	LSB	Analog, Output	Connection to gate of spindle 0-B low-side driver
9	HSC	Analog, Output	Connection to gate of spindle 0-C high-side driver
10	LSC	Analog, Output	Connection to gate of spindle 0-C low-side driver
11	IPDATA	Digital, I/O	Bi-directional data path for the serial port
12, 13, 14, 25, 26, 34, 35, 36, 58, 64	GND	Supply	Chip substrate ground
15	IPENABLE	Digital, Input	Strobe input for data word. System commands are executed at the falling edge of IPENABLE.
16	IPCLK	Digital, Input	Clock input for the serial port
17	PWMOUT	Digital, Output	Digital output of stand-alone PWM driver


PIN DESCRIPTION			
Pin No.	Name	Type	Function
18	PWMIN	Digital, Input	Digital input of stand-alone PWM driver
19	SRADJ	Analog, Input	Spindle Output drive slew rate control
20	DGND	Supply	Digital negative supply
21	VTEST	Analog, I/O	External charge storage node for spindle brake function. Also used as a manufacturer's test pin
22	VDD	Supply	+5 V digital power supply
23	SYSCLK	Digital, Input	System clock input (5Mhz) for onboard timers
24	FCOM	Digital, Output	Commutation clock output for external speed control
27	STEPCLK	Digital, Input	Clock input for spindle commutation state machine, used during spindle start-up only
28	SENC	Analog, Input	Input to BEMF-sense circuitry; connect to 0-C
29	SENB	Analog, Input	Input to BEMF-sense circuitry, connect to 0-B
30	SENA	Analog, Input	Input to BEMF-sense circuitry, connect to 0-A
31	CT	Analog, Output	Center Tap
32	POR	Digital, Output	Power-on-reset pulse for entire drive electronics
33	ENCOM	Digital, Input	Enable input for onboard commutation clock generator
37	UVADJ	Analog, Output	External Undervoltage threshold adjust
38	IVCMS	Analog, Output	VCM current sense output; signal referred to $V_{REF/2}$
39	ISS-	Analog, Input	Negative input to spindle current sense amplifier
40	ISS+	Analog, Input	Positive input to spindle current sense amplifier
41	SPDACIN	Analog, Input	Spindle Input (from PWM DAC Out)
42	PWMREF	Analog I/O	Reference supply input for stand-alone PWM driver
43	VCC	Supply	+12 V analog power supply for the whole chip
44	PORCAP	Analog, Output	Connect to Power-on-reset timing capacitor
45	REFGND	Supply	Critical analog ground reference
46	AGND	Supply	Analog negative supply and ground reference
47	VREF(OUT)	Analog, Output	Reference supply output for stand-alone PWM DAC and VCM common
48	VREF/2	Analog, Output	Reference supply output for external VCM DAC
49	ISV+	Analog, Input	Positive input to VCM current sense amplifier
50	ISV-	Analog, Input	Negative input to VCM current sense amplifier
51	COMP1	Analog, Output	Connection for external VCM R/C compensation
52	COMP2	Analog, Input	Connection for external VCM R/C compensation
53	+VCMDACIN	Analog, Input	Positive VCM input (from +VCM DAC Out)
54	-VCMDACIN	Analog, Input	Negative VCM input (from -VCM DAC Out)
55, 56	VCLAMP	Supply	+12-V digital power supply for spindle PWM section; also, inductive flyback clamp and emergency head retract power supply
57	PWRGND	Supply	Ground return referred to external VCM n-channel FETs; used to power VCM class AB stage.
59	VCM+	Analog, I/O	Feedback from the positive output of VCM driver
60	VMOT	Supply	+12-V power supply referred to external VCM p-channel FETs; used to power VCM class AB stage.
61	VCM-	Analog, I/O	Feedback from the negative output of VCM driver
62	HS+	Analog, Output	Connection to gate of positive VCM high-side driver
63	LS+	Analog, Output	Connection to gate of positive VCM low-side driver



**TIMING WAVEFORMS AND TEST CIRCUIT**



**FIGURE 1.** Read Cycle Timing Diagram



**FIGURE 2.** Write Cycle Timing Diagram

## FUNCTIONAL DESCRIPTION

### Voice Coil Motor Driver

The VCM driver provides all necessary control functions, for a linear transconductance stage, including a motor current sense amplifier, a loop compensation amplifier and a 3-A power amplifier featuring two Si9942's (external) in a full H-bridge configuration. The output half-bridge operates in the Class B mode during seeking. The track following mode is primarily a function of an onboard class AB bipolar driver. The output crossover distortion is kept to a minimum by the combined BiCMOS driver. Two external components (R3 and C3) are required to set the bandwidth of the full transconductance stage. For greater flexibility in interfacing to the external D/A converter, a DAC reference, an input level shifting amplifier and gain select are included. To minimize power dissipation of the power stage during the seek operation, the VCM driver may also be re-configured (via Bit D3/2 of REG0, see Table 2) into a constant frequency Pulse-Width-Modulated (PWM) driver. No additional external components are required for this useful option. The head retract circuitry can be activated by an undervoltage condition, an external command via serial port, or direct control via the RESETVCM pin. The retract voltage clamp is programmable from 0.4 to 1.2 V.

### External VCM DAC Operation

The VCM driver of the Si9993CS is designed to interface to an external DAC with an output range from 0.1 V to 4.5 V and uses the internal 2.3 V as the mid-point reference (signal common). Therefore, a differential input of up to  $\pm 2.2$  V may be accepted. Depending on the type of DAC chosen, either  $V_{REF/2}$  (+2.3 V) or  $V_{REF}$  (+5.0 V) can be used as the DAC reference. The inaccuracy of the mid-point reference may be eliminated through calibration by disabling the VCM driver [D7/D6 (REG0) = 00 or 01] and digitizing the VCM current sense output (IVCMS). The digitized value is to be stored in the ASIC or DSP as the VCM current zero scale correction factor. A differential level shift amplifier has been added between the internal 12-V current sense amplifier and the IVCMS pin such that an external ADC operating from a 5-V power supply may be used directly.

### Spindle Motor Driver

The spindle driver powers a three-phase brushless dc motor in open drive configuration and utilizing a Hall sensor-less commutation technique. To minimize power stress on the three Si9942 (external) half-bridges, the driver operates in full time, constant off-time or variable frequency, PWM current mode. A proprietary BEMF sensing technique, consisting of a filter and a programmable EMF zero crossing comparator and an intelligent commutation delay generator, is used to derive

the proper commutation zero crossing in the presence of severe PWM noise. The start-up of the motor is initiated by the microprocessor through the STEPCLK and ENCOM pins. This arrangement allows the user to tailor a start-up algorithm for any given drive. As shown in Table 2, the microprocessor may strobe the STEPCLK pin to force a new motor state sequentially. Multiple clocking will allow any undesired state to be bypassed. At an empirically determined time, the internal commutation clock generation loop may be closed by forcing ENCOM high. For complete interfacing to the microprocessor's PWM DAC, a level shifting amplifier, accepting a wide input range (via D5/D4 or REG5), is also included on chip. To minimize acoustic or EMI noise, the slew rate of the output drivers (via HSA/B/C and LSA/B/C) may be programmed by an external resistor connected through the SRADJ pin. Additional software slew rate controls are available through D2/D1 of REG4.

The speed control signal from the external micro or DSP is fed to the output PWM modulator via an external DAC and the onboard buffer/level shifter. The interface is designed to work with either PWM or linear DAC. Should a PWM DAC be chosen, a stand-alone digital buffer is available to level shift the 5-V signal from the PWM timer (referred to  $V_{DD}$ ) to a supply independent signal (referred to  $V_{REF}$ ), before it is fed to the external RC low pass filter.

### Adaptive Commutation Delay Operation<sup>1</sup>

Inside the spindle controller of Si9993CS, the desired 30 electrical degrees (or 90 degrees for a single phase) of commutation delay is generated by sensing the motor back-emf zero crossing at the unenergized winding with a current-controlled transconductance amplifier and charging an internal capacitor to be programmable threshold with the output current of the amplifier. The delay time generated is proportional to the speed of the motor because the charging current is derived from a motor frequency to current converter. This proprietary analog timing generator, combined with the external low-pass filter (three 200-k $\Omega$  resistors), provide excellent immunity to the highly unstable PWM noise. The resulting motor once-around jitter time is comparable to that of a linear drive system. Furthermore, the highly integrated nature of the design has eliminated all external capacitors, representing a significant savings in cost and board space. For maximum flexibility, D2/D1 of REG5 may be used to program the frequency to current converter filter bandwidth. For very high performance drive, D7/D2 or REG3 programs the commutation delay threshold in both negative (phase advance up to 23.5°) and positive (phase delay up to 7.5°) directions.

**TABLE 1.** Spindle Commutation Sequence

Sequencer State	HSA	LSA	HSB	LSB	HSC	LSC
Reset*	High	Low	High	Low	High	Low
1	Low	Low	High	High	High	Low
2	Low	Low	High	Low	High	High
3	High	Low	Low	Low	High	High
4	High	High	Low	Low	High	Low
5	High	High	High	Low	Low	Low
6	High	Low	High	High	Low	Low

\*Reset is the state after exiting spindle disable or brake mode.

### Quiet Commutation Operation<sup>1</sup>

Included on the Si9993CS spindle driver is a unique feedback circuit which was developed to control the supply current during the current transfer from one phase of the winding to another. At the proper time of commutation, the ramping down of the previous phase is regulated to match with the ramping up of the next phase, which is fully on initially, until all current has been transferred to the next phase. This not only reduced the constraint on power supply requirements but also eliminated annoying high frequency audible noises generated from second and third harmonics of the commutation frequency. The “quiet commutation” operation is a function of PWM off-time and slew rate control. D7/D4 of REG4 may be used to optimize the circuit performance accordingly.

### System Manager

The system manager includes power supply monitor, power-on reset timer, individual motor on/off control, system reference generator and a variety of digital delay timers targeted for PWM and head retract functions. An external 5-MHz system clock is used mainly for the spindle motor PWM timing functions. An onboard RC oscillator is used to generate the timing necessary for the emergency motor shutdown sequence. When a tight microprocessor power supply is specified, a pair of external resistors may be used to adjust the  $V_{DD}$  undervoltage lockout value via UVADJ pin. Finally, an external capacitor is used to set up the 500-ms power-on reset pulse for the entire drive electronics. All controls from the microprocessor or DSP are communicated via a 16-bit serial port.

### Serial Port

A 16-bit word, clocked into the serial interface port of the Si9993CS, provides the means to program basic operating conditions, control the motor configuration and to force testing conditions suitable under the production environment. The serial port is controlled by three signals IPDATA, IPCLK, and IPENABLE. The IPDATA signal is the bidirectional data line, the IPCLK signal is used as the clock to validate the data and IPENABLE enables serial port operation. This serial port can

be used with the Intel 80C196, AMD 186 processors or other synchronous serial interfaces.

The serial port allows transfer of a R/W mode bit, seven bits of register address, and eight bits of data. The port is inactive when the IPENABLE line is low, and IPCLK must be high. When IPENABLE is high, the port is active and IPDATA is strobed on the rising edge of IPCLK. The first bit transferred on the IPDATA line to the Si9993CS is the R/W mode bit. As shown in Figure 1, a R/W mode bit of ‘1’ indicates that the data shall be read from the Si9993CS. Otherwise, the data shall be written to the Si9993CS as shown in Figure 2. The next seven bits are the register address. After the transfer of the address, IPCLK must not switch for a minimum of 70 ns to allow the IPDATA line to turn around in case of a read operation. After this pause, one byte of data is transferred to or from the Si9993CS based on the R/W mode bit. Both the address and the data are transferred with the LSB first and the MSB last. IPENABLE must be lowered to deactivate the port before the next byte can be transferred. Note that Si9993CS’s six command registers are NOT decoded by unique binary address. Each register is identified by a specific address bit. (i.e. an address of 111111 will access all six registers). The address and function of each command register and the definition of each bit within the register are shown in Table 2. **Note that unused, or open, bits are handled differently. For write operation, the unused bits may be either 0 or 1. For read operation, the first bit to appear at the serial port is the least significant used bit of the register being read. Data appearing after the last valid bit should be ignored. As an example, the data readout sequence for REG1 in time is D2--D3--D4--D5--D6--D7--X--X.**

### Emergency Motor Shutdown Sequence

The Si9993CS executes a motor shutdown sequence whenever a valid low supply condition is detected (i.e. POR going from High to Low). The circuitry which controls events within this emergency sequence is powered by spindle motor’s kinetic energy (BEMF) via the VCLAMP pin. The critical timing for various events is to be provided by an onboard RC oscillator and digital counters. The timer’s value must be programmed by the external microprocessor after the IC is first powered up. Note that a similar “normal” (nominal supply) motor shutdown may be invoked by setting D7/D6 of

1. Patent Applications Pending

REG5 (Spindle Command) to “00” state. Individual motor shutdown operation is also possible through the serial port. Refer to Table 2 for a complete description.

Immediately after detection of the undervoltage condition, all spindle drivers are turned off while the VCM's low-side drivers are turned on to stop the head from any previous movement. Additionally, all command resistors, except REG1, are reset. After a time delay, programmed by D5/D4 of REG1, the VCM's retract circuitry is turned on. The spindle drivers remained off. The head is retracted toward the inside diameter of the disk, or (VCM+ - VCM-) is positive. The voltage clamp across the VCM, or the maximum head velocity, is limited by the stored value in D7/D6 of REG1. No programmable current clamp is available on Si9993CS. The minimum short-circuited VCM retract current is 120 mA. Refer to Figure 3 for a simplified schematic.

The head retract time interval, or spindle brake delay time, is programmed via bit D3/D2 of REG1. After the time-out, the VCM drivers are turned off (tri-state) and all bits of REG1

except D1/D0 are reset. The state of the spindle motor low-side drivers are determined by D1/D0) of REG1. Depending on the motor and the number of disk platters, a spindle brake at high speed (BEMF voltage of 6 V or higher) may result in a high amount of energy dissipation in the LITTLE FOOT drivers. One solution to this problem is to use an ultra-low  $r_{DS(on)}$  LITTLE FOOT device, such as Si4544, should the dissipation limit of the Si9942 be exceeded. In which case, D1/D0 or REG1 should be programmed for immediate brake. A lower cost solution, when feasible, is to allow the motor to spin down to a lower rpm before the low-side drivers are turned on to brake the motor. In such case, the motor speed threshold, which is sensed by measuring the motor BEMF via  $V_{CLAMP}$  voltage, is programmed using D1/D0 of REG1. (Figure 4 shows a 3-V threshold being selected.) Also, as shown in Figure 4, once the spindle brake is on, an external pre-charged capacitor connected to the  $V_{TEST}$  pin will be switched on to maintain the gate drive to the LITTLE FOOT drivers, even if  $V_{CLAMP}$  drops down to zero.




FIGURE 3. Simplified Retract Circuit




FIGURE 4. Simplified Spindle Brake Circuit



**Power-Up Sequence**

The POR timer receives the two supply undervoltage detection outputs and combines them to form one output called PowerFailure. If PowerFailure is low, the POR output will remain low. After the power supplies are deemed safe, PowerFailure goes high and the timer is turned on which holds the POR output low for an additional 500 ms. If PowerFailure goes back low while the timer is active, the POR output must remain low and the timer must reset and wait for PowerFailure to go back high before starting again.

The POR output must drop low within 1 μs from when a power failure is detected. Once the POR output drops low, the timer must also reset. If the PowerFailure output drops low for less than 600 ns, then the power failure is ignored and the POR output remains high and the timer is not reset. The POR output cannot glitch at anytime. If a power failure is detected, then the POR output must stay low for a minimum of 350 ms. A minimum of 1 V of hysteresis exists at the POR comparator which monitors the timer ramp voltage.

**Recommended Parameter Setting Hardware Values and Register Contents**

**Spindle**

In order to perform some applications testing, some of the registers should be preloaded and certain hardware values installed. These are for a first approximation on an average spindle motor and should be adjusted for the particular motor and parameters that will be used.

All registers will default to 0 at power-up. The following register value exceptions should be loaded for an average motor load.

For start-up:

REG3 D7→D0 = 00000011; 8° Phase Advance, 13-μS PWM Off-Time

REG4 D7→D0 = 00000000; 1.4-μS On-Time Blanking, 7/8 Off-Time, Slew Rate Off, Q-COM Off

REG5 D2→D0 = 000; 400-ns F/I Sample Time, F/I Speed-Up On

After reaching speed:

REG3 D7→D0 = 00000001; 8° Phase Advance, 3.4-μS PWM Off-Time

REG4 D7→D0 = 00000111; 1.4-μS On-Time Blanking, 7/8 Off-Time, Slew Rate On, Q-COM On

REG5 D2→D0 = 110; 40-ns F/I Sample Time, F/I Speed-Up On

Hardware values:

Resistor from SRADJ to Ground = 20 kΩ for approximately 1-μS Slew Rate

Capacitor from V<sub>REF(in)</sub> to Ground = 1 μF

**VCM**

The Si9993CS contains a transconductance amplifier to drive the voice coil motor (VCM). For proper operation, this amplifier must be compensated specifically for the VCM being driven. As a first approximation, the torque constant and inertia of the VCM may be ignored although they will have some influence on the final results, especially if large.

The VCM transfer function of this simplified case may be expressed in the s (Laplace) plane as:

$$g_v = \frac{1}{s + \frac{R_v}{L_v}} \tag{1}$$

Where

- R<sub>v</sub> = VCM resistance in ohms
- L<sub>v</sub> = VCM inductance in henrys
- s is the Laplace operator

This has a pole at -R<sub>v</sub>/L<sub>v</sub>. It is desirable to cancel this pole in the interest of stability. In order to do this, a compensation amplifier is cascaded with the VCM and its driver. The transfer function of this amplifier is:

$$H_c = A \times \frac{\left(s + \frac{1}{R_L + C_L}\right)}{s} \tag{2}$$

Where

- R<sub>L</sub> = compensation amplifier feedback resistor in ohms
- C<sub>L</sub> = compensation amplifier feedback capacitor in farads
- A = compensation amplifier and driver voltage gain at high frequency

If R<sub>L</sub> x C<sub>L</sub> is set equal to L<sub>v</sub>/R<sub>v</sub>, then the combined open loop transconductance in siemens becomes:

$$g_{to} = \frac{A}{s \times L_v} \tag{3}$$

Use these values as the series combination from COMP1 to COMP2. The absolute values should be adjusted for the desired open loop gain and closed loop bandwidth desired.

This has a single pole at the origin and is therefore stable when the loop is closed.

TABLE 2. Serial Port Definitions (Register Address = A<sub>6</sub>A<sub>5</sub>A<sub>4</sub>A<sub>3</sub>A<sub>2</sub>A<sub>1</sub>A<sub>0</sub>)

Register	Bit No.	Name	Function
REG0 (xxxxx1) VCM Command	D7/D6	VCM Control	VCM Enable/Disable Control: "00" = All VCM amplifiers unbiased except those of current sense. VCM output drivers in tri-state. "01" = All VCM amplifiers unbiased except those of current sense. VCM brake always on. "10" = All VCM amplifiers unbiased except those of current sense. Motor shutdown sequence commences with head brake for a period of T <sub>vcmdly</sub> , followed by head retract for a period of T <sub>spindly</sub> . The VCM returns to tri-state thereafter. <u>Note that this command has no effect on the spindle motor operation, or the content of REG5.</u> "11" = VCM fully enabled for normal operation.
	D5/D4	Gmsel(vcm)	VCM Transconductance Select (A/V): "11" = 1.60 "01" = 0.40 "10" = 0.80 "00" = 0.10
	D3/D2	VPWM <sub>sel</sub>	VCM Output State Linear/Constant Frequency PWN Select: "00" = Output operates as a class AB, linear amplifier "01" = Output operated in PWM voltage mode at 31.25 kHz "10" = Output operated in PWM voltage mode at 62.5 kHz "11" = Output operated in PWM voltage mode at 125 kHz
	D1/D0	OPEN	OPEN
REG1 (xxxx1x) Powerdown	D7/D6	V <sub>retract</sub>	Head Retract Voltage Limit: "11" = 0.4 V "01" = 1.0 V "10" = 0.7 V "00" = 1.2 V
	D5/D4	T <sub>vcmdly</sub>	VCM Head Retract Delay Time (from power-down detection or command): "11" = Zero Delay "01" = 8 ms "10" = 4 ms "00" = 16 ms
	D3/D2	T <sub>spindly</sub>	Spindle Brake Delay Time (from power-down detection or command, tvcmdly included): "11" = Zero Delay "01" = 192 ms "10" = 144 ms "00" = 384 ms
	D1/D0	V <sub>SPBRK</sub>	Spindle Brake Threshold Voltage Select (V <sub>CLAMP</sub> Detect): "11" = 3 V "01" = 5 V "10" = 4 V "00" = Immediate Brake
REG2 (xxxx1xx) Production Test Only	D7 Thru D0		FCOM Pin Configuration Option: "00000000" = FCOM (default) "10000000" = FCOM/6 <b>All other combinations are for testing only, no user programmable parameter is available.</b>
REG3 (xxx1xxx) Spindle Controls	D7 Thru D2	V <sub>th1</sub>	Spindle Commutation Delay Adjust in Sign-Magnitude: The value programmed controls the motor commutation delay, in electrical degree, from the last BEMF zero crossing via a 6-bit DAC. Each LSB corresponds to ½ electrical degree. "011111" = 7.5° Delay : = : "010000" = 0° Neutral : = : "000001" = 7.5° Advance "000000" = 8° Advance, "100000" = 8° Advance "100001" = 8.5° Advance : = : "110000" = 16° Advance : = : "111111" = 23.5° Advance
	D1/D0	T <sub>spinpwm</sub>	Spindle Constant Off-Time (f <sub>SYCLK</sub> = 5 MHz): "11" = 13 μs "01" = 3.4 μs "10" = 6.6 μs "00" = 1.8 μs



**TABLE 2.** Serial Port Definitions (Register Address = A<sub>6</sub>A<sub>5</sub>A<sub>4</sub>A<sub>3</sub>A<sub>2</sub>A<sub>1</sub>A<sub>0</sub>) (Continued)

Register	Bit No.	Name	Function
REG4 (xx1xxxx) Driver Controls	D7/D6	Tblank(on)	PWM On-Time Blanking Pulse Adjust (F <sub>SYSCLK</sub> = 5 MHz) "00" = 1.4 μs "10" = 0.6 μs "01" = 1.8 μs "11" = 1.0 μs
	D5/D4	Tblank(off)	PWM Off-Time Blanking Pulse Ratio: "00" = 7/8 (80 to 88%) of Selected PWM Off-Time "01" = 3/4 (80 to 88%) of Selected PWM Off-Time "10" = 1/2 (80 to 88%) of Selected PWM Off-Time "11" = 3/8 (80 to 88%) of Selected PWM Off-Time
	D3	VCMSr	VCM Output Slew Rate Control Option: "0" = No slew rate limit at outputs --> T(p-ch) = T(n-ch) ≤ 0.1 μs "1" = Slew rate limit enabled --> T(p-ch) = T(n-ch) ≈ 1 μs
	D2/D1	SPINsr	Spindle Output Slew Rate Control Select: "00" = No slew rate limit at outputs --> T(p-ch) = T(n-ch) ≤ 0.1 μs "01" = Slew rate limit enabled --> T(p-ch) = 0.5 x T(SRADJ) T(n-ch) = T(SRADJ) "10" = Slew rate limit enabled --> T(p-ch) = T(SRADJ) T(n-ch) = 0.5 x T(SRADJ) "11" = Slew rate limit enabled --> T(p-ch) = T(SRADJ) T(n-ch) = T(SRADJ) Note: T(SRADJ) = Rise or fall time set by resistor at SRADJ pin.
	D0	QCOM	Quiet Commutation (low torque ripple) Option
REG5 (x1xxxxx) Spindle Command	D7/D6	Spindle Control	Spindle Motor Enable/Disable Control: "00" = Spindle amplifiers unbiased and state machines reset. Spindle output drivers in tri-state. "01" = Spindle amplifiers unbiased and state machines reset. Spindle motor brake always on. "10" = All amplifiers unbiased and state machines reset. Motor shutdown sequence commences with tri-state output for a period of Tvcmdly, followed by spindle brake. <u>Note this command will force a head retract, but will not affect the content of REG0.</u> "11" = Spindle drivers fully enabled for normal operation.
	D5/D4	Gmsel(spin)	Spindle Transconductance Select (A/V): "11" = 1.60 "01" = 0.40 "10" = 0.80 "00" = 0.10
	D3	Direct PWM	STEPCLK Pin Function Select: "1" = Direct PWM Input (steady running state only) "0" = Start-up step clock
	D2/D1	(F/I) <sub>tsample</sub>	Commutation F/I Sample Time: "00" = FCOM/12 400 ns "10" = FCOM/102 50 ns "01" = FCOM/38 133 ns "11" = FCOM/128 40 ns
	D0	(F/I) <sub>spdup</sub>	F/I Speed-Up Circuit Select: "0" = On "1" = Off

### APPLICATIONS

