FEATURES:

- Monolithic Flash + SRAM ComboMemory

 SST31LF041/041A: 512K x8 Flash + 128K x8 SRAM
- Single 3.0-3.6V Read and Write Operations
- Concurrent Operation
 - Read from or Write to SRAM while Erase/Program Flash
- Superior Reliability
 - Endurance: 100,000 Cycles (typical)
 - Greater than 100 years Data Retention
- Low Power Consumption:
 - Active Current: 10 mA (typical) for Flash and 20 mA (typical) for SRAM Read
 - Standby Current: 10 µA (typical)
- Flash Sector-Erase Capability
 - Uniform 4 KByte sectors
- Latched Address and Data for Flash

- Fast Read Access Times:
 - SST31LF041/041A
 - SST31LF041A
 - Flash: 300 ns SRAM: 300 ns

Flash: 70 ns SRAM: 70 ns

- Flash Fast Erase and Byte-Program:
 - Sector-Erase Time: 18 ms (typical)
 - Bank-Erase Time: 70 ms (typical)
 - Byte-Program Time: 14 µs (typical)
 - Bank Rewrite Time: 8 seconds (typical)
- Flash Automatic Erase and Program Timing
 - Internal V_{PP} Generation
- Flash End-of-Write Detection
 - Toggle Bit
 - Data# Polling
- CMOS I/O Compatibility
- JEDEC Standard Command Set
- Packages Available
 - 32-lead TSOP (8mm x 14mm) SST31LF041A
 - 40-lead TSOP (10mm x 14mm) SST31LF041

PRODUCT DESCRIPTION

The SST31LF041/041A devices are a 512K x8 CMOS flash memory bank combined with a 128K x8 CMOS SRAM memory bank manufactured with SST's proprietary, high performance SuperFlash technology. The SST31LF041/041A devices write (SRAM or flash) with a 3.0-3.6V power supply. The monolithic SST31LF041/041A devices conform to Software Data Protect (SDP) commands for x8 EEPROMs.

Featuring high performance Byte-Program, the flash memory bank provides a maximum Byte-Program time of 20 µsec. The entire flash memory bank can be erased and programmed byte-by-byte in typically 8 seconds, when using interface features such as Toggle Bit or Data# Polling to indicate the completion of Program operation. To protect against inadvertent flash write, the SST31LF041/041A devices have on-chip hardware and Software Data Protection schemes. Designed, manufactured, and tested for a wide spectrum of applications, the SST31LF041/041A devices are offered with a guaranteed endurance of 10,000 cycles. Data retention is rated at greater than 100 years.

The SST31LF041/041A operate as two independent memory banks with respective bank enable signals. The SRAM and flash memory banks are superimposed in the same memory address space. Both memory banks share common address lines, data lines, WE# and OE#. The memory bank selection is done by memory bank enable signals. The SRAM bank enable signal, BES# selects the SRAM bank and the flash memory bank enable signal, BEF# selects the flash memory bank. The WE# signal has to be used with Software Data Protection (SDP) command sequence when controlling the Erase and Program operations in the flash memory bank. The SDP command sequence protects the data stored in the flash memory bank from accidental alteration.

The SST31LF041/041A provide the added functionality of being able to simultaneously read from or write to the SRAM bank while erasing or programming in the flash memory bank. The SRAM memory bank can be read or written while the flash memory bank performs Sector-Erase, Bank-Erase, or Byte-Program concurrently. All flash memory Erase and Program operations will automatically latch the input address and data signals and complete the operation in background without further input stimulus requirement. Once the internally controlled Erase or Program cycle in the flash bank has commenced, the SRAM bank can be accessed for Read or Write.

The SST31LF041/041A devices are suited for applications that use both nonvolatile flash memory and volatile SRAM memory to store code or data. For all system applications, the SST31LF041/041A devices significantly improve performance and reliability, while lowering power consumption, when compared with multiple chip solutions. The





SST31LF041/041A inherently use less energy during Erase and Program than alternative flash technologies. When programming a flash device, the total energy consumed is a function of the applied voltage, current, and time of application. Since for any given voltage range, the SuperFlash technology uses less current to program and has a shorter Erase time, the total energy consumed during any Erase or Program operation is less than alternative flash technologies. The monolithic ComboMemory eliminates redundant functions when using two separate memories of similar architecture; therefore, reducing the total power consumption.

The SuperFlash technology provides fixed Erase and Program times, independent of the number of Erase/Program cycles that have occurred. Therefore the system software or hardware does not have to be modified or de-rated as is necessary with alternative flash technologies, whose Erase and Program times increase with accumulated Erase/Program cycles.

The SST31LF041/041A devices also improve flexibility by using a single package and a common set of signals to perform functions previously requiring two separate devices. To meet high density, surface mount requirements, the SST31LF041 device is offered in 40-lead TSOP package and the SST31LF041A device is offered in 32-lead TSOP package. See Figures 1 and 2 for the pinouts.

Device Operation

The ComboMemory uses BES# and BEF# to control operation of either the SRAM or the flash memory bank. Bus contention is eliminated as the monolithic device will not recognize both bank enables as being simultaneously active. If both bank enables are asserted (i.e., BEF# and BES# are both low), the BEF# will dominate while the BES# is ignored and the appropriate operation will be executed in the flash memory bank. SST does not recommend that both bank enables be simultaneously asserted. All other address, data, and control lines are shared which minimizes power consumption and area. The device goes into standby when both bank enables are raised to V_{IHC}. See Table 3 for SRAM operation mode selection.

For SST31LF041A only: BES# and OE# share pin 32. During SRAM operation, pin 32 will function as BES#. During flash operation, pin 32 will function as OE#. When pin 32 (OE#/BES#) is high, the data bus is in high impedance state.

SRAM Operation

With BES# low and BEF# high, the SST31LF041/041A operate as a 128K x8 CMOS SRAM with fully static operation requiring no external clocks or timing strobes. The SRAM is mapped into the first 128 KByte address space of the device for 041/041A. Read and Write cycle times are equal.

SRAM Read

The SRAM Read operation of the SST31LF041/041A are controlled by OE# and BES#, both have to be low with WE# high, for the system to obtain data from the outputs. BES# is used for SRAM bank selection. When BES# and BEF# are high, both memory banks are deselected. OE# is the output control and is used to gate data from the output pins. The data bus is in high impedance state when OE# is high. See Figure 3 for the Read cycle timing diagram.

SRAM Write

The SRAM Write operation of the SST31LF041/041A is controlled by WE# and BES#; both have to be low for the system to write to the SRAM. BES# is used for SRAM bank selection. During the Byte-Write operation, the addresses and data are referenced to the rising edge of either BES# or WE#, whichever occurs first. The Write time is measured from the last falling edge to the first rising edge of BES# and WE#. OE# can be V_{IL} or V_{IH} , but no other value, for SRAM Write operations. See Figure 4 for the SRAM Write cycle timing diagram.

Flash Operation

With BEF# active, the SST31LF041/041A operate as a 512K x8 flash memory. The flash memory bank is read using the common address lines, data lines, WE# and OE#. Erase and Program operations are initiated with the JEDEC standard SDP command sequences. Address and data are latched during the SDP commands and internally timed Erase and Program operations. See Table 3 for flash operation mode selection.



The Read operation of the SST31LF041/041A devices are controlled by BEF# and OE#; both have to be low, with WE# high, for the system to obtain data from the outputs. BEF# is used for flash memory bank selection. When BEF# and BES# are high, both banks are deselected and only standby power is consumed. OE# is the output control and is used to gate data from the output pins. The data bus is in high impedance state when OE# is high. See Figure 5 for the Read cycle timing diagram.

Flash Erase/Program Operation

SDP commands are used to initiate the flash memory bank Program and Erase operations of the SST31LF041/041A. SDP commands are loaded to the flash memory bank using standard microprocessor write sequences. A command is loaded by asserting WE# low while keeping BEF# low and OE# high. The address is latched on the falling edge of WE# or BEF#, whichever occurs last. The data is latched on the rising edge of WE# or BEF#, whichever occurs first.

Flash Byte-Program Operation

The flash memory bank of the SST31LF041/041A devices are programmed on a byte-by-byte basis. Before the Program operations, the memory must be erased first. The Program operation consists of three steps. The first step is the three-byte load sequence for Software Data Protection. The second step is to load byte address and byte data. During the Byte-Program operation, the addresses are latched on the falling edge of either BEF# or WE#, whichever occurs last. The data is latched on the rising edge of either BEF# or WE#, whichever occurs first. The third step is the internal Program operation which is initiated after the rising edge of the fourth WE# or BEF#, whichever occurs first. The Program operation, once initiated, will be completed, within 20 µs. See Figures 6 and 7 for WE# and BEF# controlled Program operation timing diagrams and Figure 17 for flowcharts. During the Program operation, the only valid Flash Read operations are Data# Polling and Toggle Bit. During the internal Program operation, the host is free to perform additional tasks. Any SDP commands loaded during the internal Program operation will be ignored.

Flash Sector-Erase Operation

The Sector-Erase operation allows the system to erase the flash memory bank on a sector-by-sector basis. The sector architecture is based on uniform sector size of 4 KByte. The Sector-Erase operation is initiated by executing a six-byte command load sequence for Software Data Protection with Sector-Erase command (30H) and



Preliminary Specifications

sector address (SA) in the last bus cycle. The address lines A₁₈-A₁₂ will be used to determine the sector address. The sector address is latched on the falling edge of the sixth WE# pulse, while the command (30H) is latched on the rising edge of the sixth WE# pulse. The internal Erase operation begins after the sixth WE# pulse. The End-of-Erase can be determined using either Data# Polling or Toggle Bit methods. See Figure 10 for timing waveforms. Any SDP commands loaded during the Sector-Erase operation will be ignored.

Flash Bank-Erase Operation

The SST31LF041/041A flash memory bank provides a Bank-Erase operation, which allows the user to erase the entire flash memory bank array to the '1's state. This is useful when the entire bank must be quickly erased. The Bank-Erase operation is initiated by executing a six-byte Software Data Protection command sequence with Bank-Erase command (10H) with address 5555H in the last byte sequence. The internal Erase operation begins with the rising edge of the sixth WE# or BEF# pulse, whichever occurs first. During the internal Erase operation, the only valid Flash Read operations are Toggle Bit and Data# Polling. See Table 4 for the command sequence, Figure 11 for timing diagram, and Figure 20 for the flowchart. Any SDP commands loaded during the Bank-Erase operation will be ignored.

Flash Write Operation Status Detection

The SST31LF041/041A flash memory bank provides two software means to detect the completion of a flash memory bank Write (Program or Erase) cycle, in order to optimize the system Write cycle time. The software detection includes two status bits: Data# Polling (DQ7) and Toggle Bit (DQ₆). The End-of-Write detection mode is enabled after the rising edge of WE#, which initiates the internal Program or Erase operation. The actual completion of the nonvolatile write is asynchronous with the system; therefore, either a Data# Polling or Toggle Bit Read may be simultaneous with the completion of the Write cycle. If this occurs, the system may possibly get an erroneous result, i.e., valid data may appear to conflict with either DQ7 or DQ6. In order to prevent spurious rejection, if an erroneous result occurs, the software routine should include a loop to read the accessed location an additional two (2) times. If both reads are valid, then the device has completed the Write cycle, otherwise the rejection is valid.



Flash Data# Polling (DQ7)

When the SST31LF041/041A flash memory bank is in the internal Program operation, any attempt to read DQ7 will produce the complement of the true data. Once the Program operation is completed, DQ7 will produce true data. Note that even though DQ7 may have valid data immediately following the completion of an internal Write operation, the remaining data outputs may still be invalid: valid data on the entire data bus will appear in subsequent successive Read cycles after an interval of 1 µs. During internal Erase operation, any attempt to read DQ7 will produce a '0'. Once the internal Erase operation is completed, DQ7 will produce a '1'. The Data# Polling is valid after the rising edge of the fourth WE# (or BEF#) pulse for Program operation. For Sector or Bank-Erase, the Data# Polling is valid after the rising edge of the sixth WE# (or BEF#) pulse. See Figure 8 for Data# Polling timing diagram and Figure 18 for a flowchart.

Flash Toggle Bit (DQ₆)

During the internal Program or Erase operation, any consecutive attempts to read DQ_6 will produce alternating 0s and 1s, i.e., toggling between 0 and 1. When the internal Program or Erase operation is completed, the toggling will stop. The flash memory bank is then ready for the next operation. The Toggle Bit is valid after the rising edge of the fourth WE# (or BE#) pulse for Program operation. For Sector or Bank-Erase, the Toggle Bit is valid after the rising edge of the sixth WE# (or BEF#) pulse. See Figure 9 for Toggle Bit timing diagram and Figure 18 for a flowchart.

Flash Memory Data Protection

The SST31LF041/041A flash memory bank provides both hardware and software features to protect nonvolatile data from inadvertent writes.

Flash Hardware Data Protection

<u>Noise/Glitch Protection:</u> A WE# or BEF# pulse of less than 5 ns will not initiate a Write cycle.

 V_{DD} Power Up/Down Detection: The Write operation is inhibited when is less than 1.5V.

<u>Write Inhibit Mode:</u> Forcing OE# low, BEF# high, or WE# high will inhibit the Flash Write operation. This prevents inadvertent writes during power-up or power-down.

Flash Software Data Protection (SDP)

The SST31LF041/041A provide the JEDEC approved Software Data Protection scheme for all flash memory bank data alteration operations, i.e., Program and Erase. Any Program operation requires the inclusion of a series of three-byte sequence. The three-byte load sequence is used to initiate the Program operation, providing optimal protection from inadvertent Write operations, e.g., during the system power-up or power-down. Any Erase operation requires the inclusion of six-byte load sequence. The SST31LF041/041A devices are shipped with the Software Data Protection permanently enabled. See Table 4 for the specific software command codes. During SDP command sequence, invalid SDP commands will abort the device to the Read mode, within T_{RC}.

Concurrent Read and Write Operations

The SST31LF041/041A provide the unique benefit of being able to read from or write to SRAM, while simultaneously erasing or programming the flash. The device will ignore all SDP commands when an Erase or Program operation is in progress. This allows data alteration code to be executed from SRAM, while altering the data in flash. The following table lists all valid states. SST does not recommend that both bank enables, BEF# and BES#, be simultaneously asserted.

CONCURRENT READ/WRITE STATE TABLE

Flash	SRAM
Program/Erase	Read
Program/Erase	Write

Note that Product Identification commands use SDP; therefore, these commands will also be ignored while an Erase or Program operation is in progress.



Product Identification

The Product Identification mode identifies the devices as either SST31LF041 or SST31LF041A and the manufacturer as SST. This mode may be accessed by hardware or software operations. The hardware device ID Read operation is typically used by a programmer to identify the correct algorithm for the SST31LF041/041A flash memory banks. Users may wish to use the software Product Identification operation to identify the part (i.e., using the device ID) when using multiple manufacturers in the same socket. For details, see Table 3 for hardware operation or Table 4 for software operation, Figure 12 for the software ID entry and read timing diagram and Figure 19 for the ID entry command sequence flowchart.

TABLE 1: PRODUCT IDENTIFICATION


	Address	Data
Manufacturer's ID	0000H	BFH
Device ID		
SST31LF041	0001H	17H
SST31LF041A	0001H	16H
		T1.2 1107

Product Identification Mode Exit/Reset


In order to return to the standard Read mode, the Software Product Identification mode must be exited. Exiting is accomplished by issuing the Exit ID command sequence, which returns the device to the Read operation. Please note that the software reset command is ignored during an internal Program or Erase operation. See Table 4 for software command codes, Figure 13 for timing waveform and Figure 19 for a flowchart.


Design Considerations

SST recommends a high frequency 0.1 μ F ceramic capacitor to be placed as close as possible between V_{DD} and V_{SS}, e.g., less than 1 cm away from the V_{DD} pin of the device. Additionally, a low frequency 4.7 μ F electrolytic capacitor from V_{DD} to V_{SS} should be placed within 1 cm of the V_{DD} pin.












FIGURE 2: PIN ASSIGNMENTS FOR 32-LEAD TSOP (8MM X 14MM) - SSTLF041A



TABLE 2: PIN DESCRIPTION

Symbol	Pin Name	Functions			
A _{MS} ¹ -A ₀	Address Inputs	To provide memory addresses. A ₁₈ -A ₀ to provide flash address A ₁₆ -A ₀ to provide SRAM addresses for SST32LF041/041A			
		During flash Sector-Erase, A ₁₈ -A ₁₂ address lines will select the sector.			
DQ7-DQ0	Data Input/output	To output data during Read cycles and receive input data during Write cycles Data is internally latched during a flash Erase/Program cycle. The outputs are in tri-state when OE# or BES# and BEF# are high.			
BES#	SRAM Memory Bank Enable	To activate the SRAM memory bank when BES# is low. Note: For SST31LF041A, BES# and OE# share pin 32.			
BEF#	Flash Memory Bank Enable	To activate the Flash memory bank when BEF# is low.			
OE#	Output Enable	To gate the data output buffers. Note: For SST31LF041A, BES# and OE# share pin 32.			
WE#	Write Enable	To control the Write operations.			
V _{DD}	Power Supply	3.0-3.6V Power Supply			
V _{SS}	Ground				

1. A_{MS} = Most significant address

T2.11 1107



TABLE 3: OPERATION MODES SELECTION

Mode	BES# ¹	BEF# ¹	OE#	WE#	A ₉	DQ	Address
Flash							
Read	X ²	VIL	VIL	VIH	A _{IN}	D _{OUT}	A _{IN}
Program	Х	VIL	VIH	VIL	A _{IN}	D _{IN}	A _{IN}
Erase	X	VIL	VIH	VIL	Х	х	Sector address, XXH for Bank-Erase
SRAM							
Read	VIL	VIH	VIL	VIH	A _{IN}	D _{OUT}	A _{IN}
Write	VIL	VIH	Х	VIL	A _{IN}	D _{IN}	A _{IN}
Standby	VIHC	VIHC	Х	Х	Х	High Z	Х
Flash Write Inhibit	Х	Х	VIL	Х	Х	High Z / D _{OUT}	Х
	Х	Х	Х	VIH	Х	High Z / D _{OUT}	Х
	Х	VIH	Х	х	Х	High Z / D _{OUT}	Х
Product Identification							
Hardware Mode	X	V _{IL}	VIL	V _{IH}	V _H	Manufacturer's ID (BFH) Device ID ³	$A_{18}-A_1=V_{IL}, A_0=V_{IL}$ $A_{18}-A_1=V_{IL}, A_0=V_{IH}$
Software Mode	Х	VIL	VIL	VIH	A _{IN}	ID Code	See Table 4

1. BES# and BEF# cannot be asserted simultaneously. For SST31LF041A BES# and OE# share pin 32. When flash is active, pin 32 becomes OE#. When flash is inactive, pin 32 becomes BES#.

2. X can be V_{IL} or V_{IH} , but no other value.

3. Device ID 17H for SST31LF041 and 16H for SST31LF041A.

Command Sequence	1st I Write		2nd E Write (3rd I Write		4th I Write		5th E Write (6th I Write	
	Addr ¹	Data	Addr ¹	Data								
Byte-Program	5555H	AAH	2AAAH	55H	5555H	A0H	BA ²	Data				
Sector-Erase	5555H	AAH	2AAAH	55H	5555H	80H	5555H	AAH	2AAAH	55H	SA _X ³	30H
Bank-Erase	5555H	AAH	2AAAH	55H	5555H	80H	5555H	AAH	2AAAH	55H	5555H	10H
Software ID Entry ^{4,5}	5555H	AAH	2AAAH	55H	5555H	90H						
Software ID Exit	5555H	AAH	2AAAH	55H	5555H	F0H						

TABLE 4: SOFTWARE COMMAND SEQUENCE

1. Address format A_{14} - A_0 (Hex), Address A_{18} - A_{15} can be V_{IL} or V_{IH} , but no other value, for the Command sequence.

2. BA = Program Byte address

3. SA_X for Sector-Erase; uses A₁₈-A₁₂ address lines

4. The device does not remain in Software Product ID mode if powered down.

5. With A_{18} - A_1 = 0; SST Manufacturer's ID = BFH, is read with A_0 = 0,

SST31LF041 Device ID = 17H, is read with $A_0 = 1$, SST31LF041A Device ID = 16H is read with $A_0 = 1$

SST31LF041A Device ID = 16H, is read with A_0 = 1 $\,$

T4.7 1107



Absolute Maximum Stress Ratings (Applied conditions greater than those listed under "Absolute Maximum Stress Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these conditions or conditions greater than those defined in the operational sections of this data sheet is not implied. Exposure to absolute maximum stress rating conditions may affect device reliability.)

Operating Temperature	
Storage Temperature	
D. C. Voltage on Any Pin to Ground Potential	0.5V to V _{DD} +0.5V
Transient Voltage (<20 ns) on Any Pin to Ground Potential	1.0V to V _{DD} +1.0V
Voltage on A ₉ Pin to Ground Potential	
Package Power Dissipation Capability (Ta = 25°C)	1.0W
Surface Mount Lead Soldering Temperature (3 Seconds)	240°C
Output Short Circuit Current ¹	50 mA
1. Outputs shorted for no more than any second. No more than any output shorted at a time	

1. Outputs shorted for no more than one second. No more than one output shorted at a time.

OPERATING RANGE

Range	Ambient Temp	V _{DD}
Commercial	0°C to +70°C	3.0-3.6V
Extended	-20°C to +85°C	3.0-3.6V

AC CONDITIONS OF TEST

Input Rise/Fall Time	5 ns
Output Load	$C_L = 30 \text{ pF}$
See Figures 15 and 16	



TABLE5: DC OPERATING CHARACTERISTICS (VDD = 3.0-3.6V)

		l	Limits		
Symbol Parameter		Min	Max	Units	Test Conditions
I _{DD}	Power Supply Current				Address input = V_{ILT}/V_{IHT} , at f=1/T _{RC} Min, V _{DD} =V _{DD} Max, all DQs open
	Read				OE#=V _{IL} , WE#=V _{IH}
	Flash		12	mA	BEF#=V _{IL} , BES#=V _{IH}
	SRAM		40	mA	BEF#=VIH, BES#=VIL
	Concurrent Operation		55	mA	BEF#=V _{IH} , BES#=V _{IL}
	Write				OE#=V _{IH} , WE#=V _{IL}
	Flash (Program)		15	mA	BEF#=VIL, BES#=VIH
	SRAM		40	mA	BEF#=V _{IH} , BES#=V _{IL}
I _{SB} ¹	Standby V _{DD} Current		30	μA	BEF#=BES#=V _{IHC} , V _{DD} =V _{DD} Max
ILI	Input Leakage Current		1	μA	V _{IN} =GND to V _{DD} , V _{DD} =V _{DD} Max
I _{LO}	Output Leakage Current		1	μA	V _{OUT} =GND to V _{DD} , V _{DD} =V _{DD} Max
V _{IL}	Input Low Voltage		0.4	V	V _{DD} =V _{DD} Min
VIH	Input High Voltage	$0.7V_{DD}$		V	V _{DD} =V _{DD} Max
VIHC	Input High Voltage (CMOS)	V _{DD} -0.3		V	V _{DD} =V _{DD} Max
V _{OL}	Output Low Voltage		0.2	V	I _{OL} =100 μA, V _{DD} =V _{DD} Min
V _{OH}	Output High Voltage	V _{DD} -0.2		V	I _{OH} =-100 μA, V _{DD} =V _{DD} Min
V _H	Supervoltage for A_9 pin	11.4	12.6	V	BEF#=OE#=V _{IL} , WE#=V _{IH}
I _H	Supervoltage Current for A9 pin		200	μA	BEF#=OE#=V _{IL} , WE#=V _{IH} , A ₉ =V _H Max

1. Specification applies to commercial temperature devices only. This parameter may be higher for extended devices.

TABLE 6: RECOMMENDED SYSTEM POWER-UP TIMINGS

Symbol	Parameter	Minimum	Units
T _{PU-READ} ¹	Power-up to Read Operation	100	μs
T _{PU-WRITE} ¹	Power-up to Write Operation	100	μs

1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

TABLE 7: CAPACITANCE (Ta = 25°C, f=1 Mhz, other pins open)

Parameter	Description	Test Condition	Maximum
C _{I/O} ¹	I/O Pin Capacitance	$V_{I/O} = 0V$	12 pF
C _{IN} ¹	Input Capacitance	$V_{IN} = 0V$	6 pF
			T7.2 1107

1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

TABLE 8: Reliability Characteristics

Symbol	Parameter	Minimum Specification	Units	Test Method
N _{END} ¹	Endurance	10,000	Cycles	JEDEC Standard A117
T _{DR} ¹	Data Retention	100	Years	JEDEC Standard A103
I _{LTH} 1	Latch Up	100 + I _{DD}	mA	JEDEC Standard 78

1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

T8.4 1107

T6.2 1107



AC CHARACTERISTICS

			•			
Symbol	Parameter	SST31LF041/041A-70		SST31LF041A-300		
		Min	Max	Min	Max	Units
T _{RCS}	Read Cycle Time	70		300		ns
T _{BES}	Bank Enable Access Time		70		300	ns
T _{AAS}	Address Access Time		70		300	ns
T _{OES} ¹	Output Enable Access Time		35		150	ns
T _{BLZS} ²	BES# to Active Output	0		0		ns
T _{OLZS} ¹	Output Enable to Active Output	0		0		ns
T _{BHZS} ¹	BES# to High-Z Output		25		30	ns
T _{OHZS} ¹	Output Disable to High-Z Output		25		30	ns
T _{OHS}	Output Hold from Address Change	0		10		ns
		•				T9.8 110

TABLE 9: SRAM MEMORY BANK CYCLE TIMING PARAMETERS (VDD = 3.0-3.6V)

1. No T_{OES} value for SST31LF041A

2. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

		SST31LF0	41/041A-70	SST31LF041A-300		
Symbol	Parameter	Min	Max	Min	Max	Unit
T _{WCS}	Write Cycle Time	70		300		ns
T _{BWS}	Bank Enable to End-of-Write	60		230		ns
T _{AWS}	Address Valid to End-of-Write	60		230		ns
T _{ASTS}	Address Set-up Time	0		0		ns
T _{WPS}	Write Pulse Width	60		200		ns
T _{WRS}	Write Recovery Time	0		0		ns
T _{DSS}	Data Set-up Time	30		150		ns
T _{DHS}	Data Hold from Write Time	0		0		ns

TABLE 10: SRAM MEMORY BANK WRITE CYCLE TIMING PARAMETERS (VDD = 3.0-3.6V)

T10.5 1107

TABLE 11: FLASH READ CYCLE TIMING PARAMETERS (VDD = 3.0-3.6V)

		SST31LF	31LF041/041A-70 SST31LF041		SST31LF041A-300	
Symbol	Parameter	Min	Max	Min	Max	Units
T _{RC}	Read Cycle Time	70		300		ns
T _{BE}	Bank Enable Access Time		70		300	ns
T _{AA}	Address Access Time		70		300	ns
T _{OE}	Output Enable Access Time		40		150	ns
T _{BLZ} 1	BEF# Low to Active Output	0		0		ns
T _{OLZ} 1	OE# Low to Active Output	0		0		ns
T _{BHZ} 1	BEF# High to High-Z Output		15		60	ns
T _{OHZ} 1	OE# High to High-Z Output		15		60	ns
T _{OH} 1	Output Hold from Address Change	0		0		ns
T11.5						

1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.



TABLE 12: FLASH PROGRAM/ERASE CYCLE TIMING PARAMET	rers (V _{DD} = 3.0-3.6V)
--	-----------------------------------

		SST31LF	041/041A-70	SST31LI	SST31LF041A-300	
Symbol	Parameter	Min	Max	Min	Max	Units
Т _{ВР}	Byte-Program Time		20		20	μs
T _{AS}	Address Setup Time	0		0		ns
T _{AH}	Address Hold Time	30		50		ns
T _{BS}	WE# and BEF# Setup Time	0		0		ns
Т _{ВН}	WE# and BEF# Hold Time	0		0		ns
T _{OES}	OE# High Setup Time	0		0		ns
T _{OEH}	OE# High Hold Time	10		10		ns
T _{BP}	BEF# Pulse Width	40		100		ns
T _{WP}	WE# Pulse Width	40		100		ns
T _{WPH}	WE# Pulse Width High	30		50		ns
T _{BPH}	BEF# Pulse Width High	30		50		ns
T _{DS}	Data Setup Time	40		50		ns
T _{DH}	Data Hold Time	0		0		ns
T _{IDA}	Software ID Access and Exit Time		150		150	ns
T _{SE}	Sector-Erase		25		25	ms
T _{SBE}	Bank-Erase		100		100	ms
T _{BS}	Bank Enable Setup Time for Concurrent Operation	0		0		ns

T12.4 1107








FIGURE 3: SRAM READ CYCLE TIMING DIAGRAM










Note 1. For SS131LF041A, BES# and OE# snare pin 32. During Flash operation, pin 3


FIGURE 5: FLASH READ CYCLE TIMING DIAGRAM



Note 1. For SST31LF041A, BES# and OE# share pin 32. During Flash operation, pin 32 functions as OE#.


FIGURE 6: FLASH WE# CONTROLLED PROGRAM CYCLE TIMING DIAGRAM






Note 1. For SST31LF041A, BES# and OE# share pin 32. During Flash operation, pin 32 functions as OE#.






Note 1. For SST31LF041A, BES# and OE# share pin 32. During Flash operation, pin 32 functions as OE#.







Note 1. For SST31LF041A, BES# and OE# share pin 32. During Flash operation, pin 32 functions as OE#.





FIGURE 9: FLASH TOGGLE BIT TIMING DIAGRAM


FIGURE 10: WE# CONTROLLED FLASH SECTOR-ERASE TIMING DIAGRAM





Note: The device also supports BEF# controlled Bank-Erase operation. The WE# and BEF# signals are interchangeable as long as minimum timings are met. (See Table 12) Note 1. For SST31LF041A, BES# and OE# share pin 32. During Flash operation, pin 32 functions as OE#.


FIGURE 11: WE# CONTROLLED FLASH BANK-ERASE TIMING DIAGRAM



Note 1. For SST31LF041A, BES# and OE# share pin 32. During Flash operation, pin 32 functions as OE#. Note: Device ID = 16H for SST31LF041A and 17H for SST31LF041.







Note 1. For SST31LF041A, BES# and OE# share pin 32. During Flash operation, pin 32 functions as OE#.





FIGURE 14: TIMING DIAGRAM FOR ALTERNATING BETWEEN FLASH/SRAM AND SRAM/FLASH

FIGURE 13: FLASH SOFTWARE ID EXIT AND RESET

4 Mbit Flash + 1 Mbit SRAM ComboMemory SST31LF041 / SST31LF041A










FIGURE 16: A TEST LOAD EXAMPLE



4 Mbit Flash + 1 Mbit SRAM ComboMemory SST31LF041 / SST31LF041A




FIGURE 17: BYTE-PROGRAM ALGORITHM

4 Mbit Flash + 1 Mbit SRAM ComboMemory SST31LF041 / SST31LF041A



Preliminary Specifications




FIGURE 18: WAIT OPTIONS






FIGURE 19: SOFTWARE PRODUCT COMMAND FLOWCHARTS







FIGURE 20: ERASE COMMAND SEQUENCE



PRODUCT ORDERING INFORMATION



Valid combinations for SST31LF041

SST31LF041-70-4C-WI SST31LF041-70-4E-WI


Valid combinations for SST31LF041A

SST31LF041A-70-4C-WH SST31LF041A-300-4C-WH SST31LF041A-70-4E-WH SST31LF041A-300-4E-WH

Note: Valid combinations are those products in mass production or will be in mass production. Consult your SST sales representative to confirm availability of valid combinations and to determine availability of new combinations.




PACKAGING DIAGRAMS



SST PACKAGE CODE: WH



Preliminary Specifications



SST PACKAGE CODE: WI

TABLE 13: REVISION HISTORY

Number		Description	Date
03	•	2002 Data Book	Feb 2002
04	•	Removed the 256 SRAM parts (SST31LF043/043A) and associated MPNs	Sep 2003
	•	Corrected the Test Conditions for I _{DD} in Table 5 on page 10	
	•	Added Revision History	
05	•	2004 Data Book	Dec 2003

Silicon Storage Technology, Inc. • 1171 Sonora Court • Sunnyvale, CA 94086 • Telephone 408-735-9110 • Fax 408-735-9036 www.SuperFlash.com or www.sst.com