

**Preliminary Specifications** 

#### **FEATURES:**

- · ComboMemories organized as:
  - SST32HF64A2: 4M x16 Flash + 1024K x16 PSRAM
- Single 2.7-3.3V Read and Write Operations
- Concurrent Operation
  - Read from or Write to PSRAM while Erase/Program Flash
- Superior Reliability
  - Endurance: 100,000 Cycles (typical)
  - Greater than 100 years Data Retention
- Low Power Consumption:
  - Active Current: 15 mA (typical) for Flash or PSRAM Read
  - Standby Current: 60 μA (typical)
- Flexible Erase Capability
  - Uniform 2 KWord sectors
  - Uniform 32 KWord size blocks
- Erase-Suspend/Erase-Resume Capabilities
- Security-ID Feature
  - SST: 128 bits; User: 128 bits
- Fast Read Access Times:
  - Flash: 70 nsPSRAM: 70 ns

- Hardware Block-Protection/WP# Input Pin
  - Top Block-Protection (top 32 KWord) for SST32HF64A2
- Latched Address and Data for Flash
- Flash Fast Erase and Word-Program:
  - Sector-Erase Time: 18 ms (typical)Block-Erase Time: 18 ms (typical)
  - Chip-Erase Time: 40 ms (typical)Word-Program Time: 7 µs (typical)
- Flash Automatic Erase and Program Timing
  - Internal V<sub>PP</sub> Generation
- Flash End-of-Write Detection
  - Toggle Bit
  - Data# Polling
- CMOS I/O Compatibility
- JEDEC Standard Command Set
- Package Available
  - 56-ball LFBGA (8mm x 10mm x 1.4mm)
  - 64-ball LFBGA (8mm x 10mm x 1.4mm)
- All non-Pb (lead-free) devices are RoHS compliant

#### PRODUCT DESCRIPTION

The SST32HF64A2 ComboMemory device integrates a CMOS flash memory bank with a CMOS PseudoSRAM (PSRAM) memory bank in a Multi-Chip Package (MCP), manufactured with SST proprietary, high-performance SuperFlash technology.

Featuring high-performance Word-Program, the flash memory bank provides a maximum Word-Program time of 7 µsec. To protect against inadvertent flash write, the SST32HF64A2 device contains on-chip hardware and software data protection schemes. The SST32HF64A2 device offers a guaranteed endurance of 10,000 cycles, and data retention greater than 100 years.

The SST32HF64A2 device consists of two independent memory banks, each with enable signals. The flash and PSRAM memory banks are superimposed in the same memory address space, and both banks share common address lines, data lines, WE# and OE#. The memory bank is selected using the memory bank enable signals. The PSRAM bank enable signal, BES1#, selects the PSRAM bank. The flash memory bank enable signal,

BEF#, selects the flash memory bank. The WE# signal is used with the Software Data Protection (SDP) command sequence when controlling the Erase and Program operations in the flash memory bank. The SDP command sequence protects the data stored in the flash memory bank from accidental alteration.

The SST32HF64A2 provides the added functionality of being able to simultaneously read from, or write to, the PSRAM bank while erasing or programming in the flash memory bank. The PSRAM memory bank can be read or written while the flash memory bank performs Sector-Erase, Bank-Erase, or Word-Program concurrently. All flash memory Erase and Program operations will automatically latch the input address and data signals and complete the operation in background without further input stimulus required. Once the internally controlled Erase or Program cycle in the flash bank commences, the PSRAM bank can be accessed for Read or Write.



#### **Preliminary Specifications**

The SST32HF64A2 device is suited for applications that use both flash memory and PSRAM memory to store code or data, and is ideal for systems requiring low power and small form factor. The SST32HF64A2 significantly improves performance and reliability, while lowering power consumption, when compared with multiple chip solutions. The total energy consumed is a function of the applied voltage, current, and time of application. Since for any given voltage range, the SuperFlash technology uses less current to program and has a shorter erase time, the total energy consumed during any Erase or Program operation is less than alternative flash technologies.

The SuperFlash technology provides fixed Erase and Program times, independent of the number of Erase/Program cycles that have occurred. Therefore the system software or hardware does not have to be modified or de-rated as is necessary with alternative flash technologies, whose Erase and Program times increase with accumulated Erase/Program cycles.

#### **Device Operation**

The SST32HF64A2 uses BES1#, BES2 and BEF# to control operation of either the flash or the PSRAM memory bank. When BEF# is low, the flash bank is activated for Read, Program or Erase operation. When BES1# is low and BES2 is high, the PSRAM is activated for Read and Write operation. BEF# and BES1# cannot be at low level, and BES2 cannot be at high level at the same time. If all bank enable signals are asserted, bus contention will result and the device may suffer permanent damage. All address, data, and control lines are shared by flash and PSRAM memory banks which minimizes power consumption and loading. The device goes into standby when BEF# and BES1# bank enables are raised to  $V_{IHC}$  (Logic High) or when BEF# is high and BES2 is low.

#### **Concurrent Read/Write Operation**

The SST32HF64A2 provides the unique benefit of being able to read from or write to PSRAM, while simultaneously erasing or programming the flash. This allows data alteration code to be executed from PSRAM, while altering the data in flash. See Figure 28 for a flowchart. The following table lists all valid states.

#### **Concurrent Read/Write State Table**

Flash	PSRAM
Program/Erase	Read
Program/Erase	Write

The device will ignore all SDP commands when an Erase or Program operation is in progress. Note that Product Identification commands use SDP; therefore, these commands will also be ignored while an Erase or Program operation is in progress.

#### Flash Read Operation

The Read operation of the SST32HF64A2 is controlled by BEF# and OE#. Both have to be low, with WE# high, for the system to obtain data from the outputs. BEF# is used for flash memory bank selection. When BEF# is high, the chip is deselected and only standby power is consumed. OE# is the output control and is used to gate data from the output pins. The data bus is in high impedance state when OE# is high. Refer to Figure 7 for further details.

#### Flash Word-Program Operation

The flash memory bank of the SST32HF64A2 is programmed on a word-by-word basis. Before Program operations, the memory must be erased first. The Program operation consists of three steps.

- 1. Load the three-byte sequence for Software Data Protection.
- Load word address and word data. During the Word-Program operation, the addresses are latched on the falling edge of either BEF# or WE#, whichever occurs last. The data is latched on the rising edge of either BEF# or WE#, whichever occurs first.
- 3. Initiate the internal Program operation after the rising edge of the fourth WE# or BEF#, whichever occurs first. The Program operation, once initiated, will be completed, within 10 µs. See Figures 8 and 9 for WE# and BEF# controlled Program operation timing diagrams, and Figure 23 for flowcharts.

During the Program operation, the only valid flash Read operations are Data# Polling and Toggle Bit. During the internal Program operation, the host is free to perform additional tasks. During the command sequence, WP# should be statically held high or low. Any SDP commands loaded during the internal Program operation will be ignored.



**Preliminary Specifications** 

#### Flash Sector/Block-Erase Operation

The SST32HF64A2 offers both Sector-Erase and Block-Erase operations. The Flash Sector/Block-Erase operation erases the device on a sector-by-sector (or block-by-block) basis. The sector architecture is based on uniform sector size of 2 KWord. The Block-Erase mode is based on uniform block size of 32 KWord.

Initiate the Sector-Erase operation by executing a six-byte command sequence with Sector-Erase command (50H) and sector address (SA) in the last bus cycle. The address lines A<sub>MS</sub>-A<sub>11</sub> are used to determine the sector address. Initiate the Block-Erase operation by executing a six-byte command sequence with Block-Erase command (30H) and block address (BA) in the last bus cycle. The address lines A<sub>MS</sub>-A<sub>15</sub> are used to determine the block address. The sector or block address is latched on the falling edge of the sixth WE# pulse, while the command (30H or 50H) is latched on the rising edge of the sixth WE# pulse.

Erase operations begin after the sixth WE# pulse. The End-of-Erase operation can be determined using either Data# Polling or Toggle Bit methods. See Figures 13 and 14 for timing waveforms. Any commands issued during the Sector- or Block-Erase operation are ignored, WP# should be statically held high or low.

#### **Erase-Suspend/Erase-Resume Commands**

The Erase-Suspend operation temporarily suspends a Sector- or Block-Erase operation allowing data to be read from any memory location, or programed to any sector/block that is not suspended for an Erase operation. Execute the operation by issuing a one byte command sequence with Erase-Suspend command (B0H). The device automatically enters read mode typically within 20 µs after the Erase-Suspend command had been issued.

Valid data can be read from any sector or block that is not suspended from an Erase operation. Reading at address location within erase-suspended sectors/blocks will output DQ $_2$  toggling and DQ $_6$  at '1'. While in Erase-Suspend mode, a Word-Program operation is allowed except for the sector or block selected for Erase-Suspend.

To resume the Sector-Erase or Block-Erase operation which has been suspended, the system must issue the Erase Resume command. Execute the operation by issuing a one byte command sequence with Erase-Resume command (30H) at any address in the last Byte sequence.

#### Flash Chip-Erase Operation

The SST32HF64A2 provides a Chip-Erase operation, which allows the user to erase the entire memory array to the '1' state. This is useful when the entire device must be quickly erased.

Initiate the Chip-Erase operation executing a six- byte command sequence with Chip-Erase command (10H) at address 555H in the last byte sequence. The Erase operation begins with the rising edge of the sixth WE# or BEF#, whichever occurs first. During the Erase operation, the only valid read is Toggle Bit or Data# Polling. See Table 6 for the command sequence, Figure 11 for timing diagram, and Figure 27 for the flowchart. Any commands issued during the Chip-Erase operation are ignored.

#### **Write Operation Status Detection**

The SST32HF64A2 provides two software means to detect the completion of a write (Program or Erase) cycle, in order to optimize the system Write cycle time. The software detection includes two status bits: Data# Polling (DQ $_7$ ) and Toggle Bit (DQ $_6$ ). The End-of-Write detection mode is enabled after the rising edge of WE#, which initiates the internal Program or Erase operation.

The actual completion of the nonvolatile write is asynchronous with the system; therefore, either a Data# Polling or Toggle Bit read may be simultaneous with the completion of the Write cycle. If this occurs, the system may get an erroneous result, i.e., valid data may appear to conflict with either  $DQ_7$  or  $DQ_6$ . To prevent spurious rejection, in the event of an erroneous result, the software routine must include a loop to read the accessed location an additional two (2) times. If both reads are valid, then the device has completed the Write cycle, otherwise the rejection is valid.



**Preliminary Specifications** 

#### Flash Data# Polling (DQ<sub>7</sub>)

When the SST32HF64A2 flash memory banks are in the internal Program operation, any attempt to read  $DQ_7$  will produce the complement of the true data. Once the Program operation is complete,  $DQ_7$  will produce true data. However, even though  $DQ_7$  may have valid data immediately following the completion of an internal Write operation, the remaining data outputs may still be invalid. Valid data on the entire data bus will appear in subsequent successive Read cycles after an interval of 1  $\mu$ s.

During internal Erase operation, any attempt to read  $DQ_7$  will produce a '0'. Once the internal Erase operation is complete,  $DQ_7$  will produce a '1'. The Data# Polling is valid after the rising edge of the fourth WE# (or BEF#) pulse for Program operation. For Sector- or Block-Erase, the Data# Polling is valid after the rising edge of the sixth WE# (or BEF#) pulse. See Figure 10 for Data# Polling timing diagram and Figure 24 for a flowchart.

#### Toggle Bits (DQ6 and DQ2)

During the internal Program or Erase operation, any consecutive attempts to read  $DQ_6$  bit will alternate between '1' and '0'. When the internal Program or Erase operation is complete, the  $DQ_6$  bit will stop toggling. The device is then ready for the next operation.

For Sector-, Block-, or Chip-Erase, the toggle bit (DQ $_6$ ) is valid after the rising edge of sixth WE# (or BEF#) pulse. DQ $_6$  will be set to '1' if a Read operation is attempted on an Erase-Suspended Sector/Block. If a Program operation is initiated in a sector/block not selected in Erase-Suspend mode, DQ $_6$  will toggle.

An additional Toggle Bit is available on  $DQ_2$ , which is used in conjunction with  $DQ_6$  to check whether a particular sector is being actively erased or erase-suspended. Table 1 shows detailed status bits information. The Toggle Bit  $(DQ_2)$  is valid after the rising edge of the last WE# (or BEF#) pulse of Write operation. See Figure 11 for Toggle Bit timing diagram and Figure 24 for a flowchart.

**TABLE 1: Write Operation Status** 

Status		DQ <sub>7</sub>	$DQ_6$	$DQ_2$
Normal Operation	Standard Program	DQ <sub>7</sub> #	Toggle	No Toggle
	Standard Erase	0	Toggle	Toggle
Erase- Suspend Mode	Read from Erase-Suspended Sector/Block	1	1	Toggle
	Read from Non- Erase-Suspended Sector/Block	Data	Data	Data
	Program	DQ <sub>7</sub> #	Toggle	N/A

T1.0 1299

**Note:** DQ<sub>7</sub> and DQ<sub>2</sub> require a valid address when reading status information.

#### **Flash Memory Data Protection**

The SST32HF64A2 flash memory bank provides both hardware and software features to protect nonvolatile data from inadvertent writes.

#### Flash Hardware Data Protection

Noise/Glitch Protection: A WE# or BEF# pulse of less than 5 ns will not initiate a Write cycle.

 $\underline{V_{DD}}$  Power Up/Down Detection: The Write operation is inhibited when  $V_{DD}$  is less than 1.5V.

<u>Write Inhibit Mode:</u> Forcing OE# low, BEF# high, or WE# high will inhibit the flash Write operation. This prevents inadvertent writes during power-up or power-down.



**Preliminary Specifications** 

#### **Hardware Block Protection**

The SST32HF64A2 supports top hardware block protection, which protects the top 32 KWord block of the device. The Boot Block address ranges are described in Table 2.

Program and Erase operations are prevented on the 32 KWord when WP# is low. If WP# is left floating, it is internally held high via a pull-up resistor, and the Boot Block is unprotected, enabling Program and Erase operations on that block.

**TABLE 2: Boot Block Address Ranges** 

Product	Address Range
Top Boot Block	
SST32HF64A2	3F8000H-3FFFFFH

T2.0 1299

#### **Hardware Reset (RST#)**

The RST# pin provides a hardware method of resetting the device to read array data. When the RST# pin is held low for at least  $T_{RP}$ , any in-progress operation will terminate and return to Read mode. When no internal Program/Erase operation is in progress, a minimum period of  $T_{RHR}$  is required after RST# is driven high before a valid Read can take place (see Figure 18).

The Erase or Program operation that has been interrupted needs to be reinitiated after the device resumes normal operation mode to ensure data integrity.

#### Flash Software Data Protection (SDP)

The SST32HF64A2 provides the JEDEC approved software data protection scheme for all flash memory bank data-alteration operations, i.e., Program and Erase. Any Program operation requires a three-byte sequence series.

Using the three byte-load sequence to initiate the Program operation, provides optimal protection from inadvertent Write operations, e.g., during the system power-up or power-down. Any Erase operation requires a six-byte load sequence.

The SST32HF64A2 devices are shipped with the software data protection permanently enabled. See Table 6 for the specific software command codes. During SDP command sequence, invalid commands will abort the device to Read mode, within  $T_{RC.}$  The contents of DQ $_{15}$ -DQ $_{8}$  can be  $V_{IL}$  or  $V_{IH,}$  but no other value, during any SDP command sequence.

#### **PSRAM Deep Power-down Mode**

The PSRAM Deep Power-down Mode is used to lower the power consumption of the PSRAM in the SST32HF64A2. Deep Power-down occurs 1 µs after being enabled by driving BES2 low. Normal operation occurs 500 µs after driving BES2 high. In Deep Power-down mode, PSRAM data is lost. See Figure 22 for the state diagram.

#### **PSRAM Read**

The PSRAM Read operation of the SST32HF64A2 is controlled by OE# and BES1#, both have to be low with WE# and BES2 high for the system to obtain data from the outputs. OE# is the output control and is used to gate data from the output pins. The data bus is in high impedance state when OE# is high. Refer to the Read cycle timing diagram, Figure 4, for further details.

#### **PSRAM Write**

The PSRAM Write operation of the SST32HF64A2 is controlled by WE# and BES1#, both have to be low, BES2 must be high for the system to write to the PSRAM. During the Word-Write operation, the addresses and data are referenced to the rising edge of either BES1# or WE#, whichever occurs first. The write time is measured from the last falling edge of BES1# or WE# to the first rising edge of BES1# or WE#. Refer to the Write cycle timing diagrams, Figures 5 and 6, for further details.



**Preliminary Specifications** 

#### **Product Identification**

The Product Identification mode identifies the device as the SST32HF64A2 and manufacturer as SST. This mode is accessed by software operations only. The hardware device ID Read operation, which is typically used by programmers, cannot be used on this device because of the shared lines between flash and PSRAM in the multi-chip package. Therefore, application of high voltage to pin A<sub>9</sub> may damage this device.

Use the software Product Identification operation to identify the part (i.e., using the device ID) when using multiple manufacturers in the same socket. For details, see Tables 5 and 6 for software operation, Figure 15 for the software ID entry and read timing diagram and Figure 25 for the ID entry command sequence flowchart.

**TABLE 3: Product Identification** 

	Address	Data
Manufacturer's ID	0000H	BFH
Device ID		
SST32HF64A2	0001H	236CH

T3.0 1299

#### **Product Identification Mode Exit/Reset**

To return to the standard read mode, the Software Product Identification mode must be exited. Exit by issuing the Exit ID command sequence which returns the device to the Read operation. However, the software reset command is ignored during an internal Program or Erase operation. This command may also be used to reset the device to Read mode after any inadvertent transient condition that apparently causes the device to behave abnormally, e.g. not read correctly. See Table 6 for software command codes, Figure 16 for timing waveform and Figure 25 for a flowchart.

#### Security ID

The SST32HF64A2 device offers a 256-bit Security ID space. The Secure ID space is divided into two 128-bit segments - one factory programmed segment and one user programmed segment. The first segment is programmed and locked at SST with a random 128-bit number. The user segment is left un-programmed for the customer to program as desired.

Use the Security ID Word-Program to program the user segment of the Security ID. To detect end-of-write for the SEC ID, read the toggle bits, not Data# Polling. Once this is complete, the Sec ID is locked using the User Sec ID Pro-

gram Lock-Out. This disables any future corruption of this space. Regardless of whether or not the Sec ID is locked, neither Sec ID segment can be erased.

The Secure ID space can be queried by executing a threebyte command sequence with Enter Sec ID command (88H) at address 555H in the last byte sequence. To exit this mode, the Exit Sec ID command should be executed. Refer to Table 6 for more details.

#### **Design Considerations**

SST recommends a high frequency 0.1  $\mu$ F ceramic capacitor to be placed as close as possible between V<sub>DD</sub> and V<sub>SS</sub>, e.g., less than 1 cm away from the V<sub>DD</sub> pin of the device. Additionally, a low frequency 4.7  $\mu$ F electrolytic capacitor from V<sub>DD</sub> to V<sub>SS</sub> should be placed within 1 cm of the V<sub>DD</sub> pin.



#### **FUNCTIONAL BLOCK DIAGRAM**




FIGURE 1: Functional Block Diagram



#### PIN DESCRIPTION




FIGURE 2: Pin Assignments for 64-ball LFBGA (8mm x 10mm)




FIGURE 3: Pin Assignments for 56-ball LFBGA (8mm x 10mm)



**Preliminary Specifications** 

**TABLE 4: Pin Description** 

Symbol	Pin Name	Functions
A <sub>MS</sub> <sup>1</sup> to A <sub>0</sub>	Address Inputs	To provide flash address, A <sub>21</sub> -A <sub>0</sub> .
$A_{MSS}^{1}$ to $A_{0}$	Address Inputs	To provide PSRAM address, A <sub>19</sub> -A <sub>0</sub>
DQ <sub>15</sub> -DQ <sub>0</sub>	Data Inputs/Outputs	To output data during Read cycles and receive input data during Write cycles. Data is internally latched during a flash Erase/Program cycle. The outputs are in tri-state when OE# is high or BES1# is high or BES2 is low and BEF# is high.
BEF#	Flash Memory Bank Enable	To activate the Flash memory bank when BEF# is low
BES1#	PSRAM Memory Bank Enable	To activate the PSRAM memory bank when BES1# is low
BES2	PSRAM Deep Power-down Enable	To activate the PSRAM memory deep power-down mode when BES2 is $V_{\text{IL}}$
OEF# <sup>2</sup>	Output Enable	To gate the data output buffers for Flash only
OES# <sup>2</sup>	Output Enable	To gate the data output buffers for PSRAM only
WEF# <sup>2</sup>	Write Enable	To control the Write operations for Flash only
WES# <sup>2</sup>	Write Enable	To control the Write operations for PSRAM only
OE#	Output Enable	To gate the data output buffers
WE#	Write Enable	To control the Write operations
UBS#	Upper Byte Control (PSRAM)	To enable DQ <sub>15</sub> -DQ <sub>8</sub>
LBS#	Lower Byte Control (PSRAM)	To enable DQ <sub>7</sub> -DQ <sub>0</sub>
WP#	Write Protect	To protect and unprotect sectors from Erase or Program operation
RST#	Reset	To Reset and return the device to Read mode
$V_{\rm SSF}^2$	Ground	Flash only <sup>2</sup>
$V_{SSS}^2$	Ground	PSRAM only <sup>2</sup>
$V_{SS}$	Ground	
$V_{DDF}$	Power Supply (Flash)	2.7-3.3V Power Supply to Flash only
$V_{DDS}$	Power Supply (PSRAM)	2.7-3.3V Power Supply to PSRAM only
NC	No Connection	Unconnected pins

T4.0 1299

A<sub>MS</sub> = Most Significant Flash Address
 A<sub>MSS</sub> = Most Significant PSRAM Address
 For L2S package only



**Preliminary Specifications** 

#### TABLE 5: Operational Modes Selection<sup>1</sup>

Mode	BEF# <sup>2</sup>	BES1# <sup>2</sup>	BES2	OE# <sup>3</sup>	WE# <sup>3</sup>	LBS#	UBS#	DQ <sub>7-0</sub>	DQ <sub>15-8</sub>
Full Standby	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>IH</sub>	Х	Х	Х	Х	HIGH-Z	HIGH-Z
PSRAM Deep Power-down <sup>4</sup>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	Х	Х	Х	Х	HIGH-Z	HIGH-Z
Output Disable	V <sub>IH</sub>	V <sub>IL</sub>	$V_{IH}$	$V_{IH}$	V <sub>IH</sub>	Х	Х	HIGH-Z	HIGH-Z
	V <sub>IL</sub>	V <sub>IH</sub>	$V_{IH}$	V <sub>IH</sub>	V <sub>IH</sub>	Х	Х	HIGH-Z	HIGH-Z
Flash Read	$V_{IL}$	V <sub>IH</sub>	$V_{IH}$	$V_{IL}$	V <sub>IH</sub>	Х	Х	D <sub>OUT</sub>	D <sub>OUT</sub>
Flash Write	V <sub>IL</sub>	V <sub>IH</sub>	$V_{IH}$	$V_{IH}$	V <sub>IL</sub>	Х	Х	D <sub>IN</sub>	D <sub>IN</sub>
Flash Erase	V <sub>IL</sub>	V <sub>IH</sub>	$V_{IH}$	V <sub>IH</sub>	V <sub>IL</sub>	Х	Х	Х	Х
PSRAM Read	V <sub>IH</sub>	V <sub>IL</sub>	$V_{IH}$	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	D <sub>OUT</sub>	D <sub>OUT</sub>
						V <sub>IH</sub>	V <sub>IL</sub>	HIGH-Z	D <sub>OUT</sub>
						V <sub>IL</sub>	V <sub>IH</sub>	D <sub>OUT</sub>	HIGH-Z
PSRAM Write	V <sub>IH</sub>	V <sub>IL</sub>	$V_{IH}$	Х	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IL</sub>	D <sub>IN</sub>	D <sub>IN</sub>
						V <sub>IH</sub>	V <sub>IL</sub>	HIGH-Z	D <sub>IN</sub>
						V <sub>IL</sub>	V <sub>IH</sub>	D <sub>IN</sub>	HIGH-Z
Product Identification <sup>5</sup>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Х	Х	Manufacturer's ID <sup>6</sup> Device ID <sup>6</sup>	

T5.0 1299

- 2. For SST32HF64A2, to avoid bus contention do not apply BEF# =  $V_{IL}$  and BES1# =  $V_{IL}$  at the same time
- 3. OE# = OEF# and OES# WE# = WEF# and WES#
- 4. In PSRAM Deep power-down, PSRAM data is lost.
- 5. Software mode only
- 6. With  $A_{21}$ - $A_1$  = 0; SST Manufacturer's ID = 00BFH, is read with  $A_0$ =0, SST32HF64A2 Device ID = 236CH, is read with  $A_0=1$ .

©2006 Silicon Storage Technology, Inc. S71299-02-000 10

<sup>1.</sup> X can be  $V_{\text{IL}}$  or  $V_{\text{IH}}$ , but no other value.



**Preliminary Specifications** 

**TABLE 6: Software Command Sequence** 

Command Sequence	1st E Write (		2nd Write		3rd Bus Write Cycle						5th Bus Write Cycle		6th Bus Write Cycle	
	Addr <sup>1</sup>	Data <sup>2</sup>	Addr <sup>1</sup>	Data <sup>2</sup>	Addr <sup>1</sup>	Data <sup>2</sup>	Addr <sup>1</sup>	Data <sup>2</sup>	Addr <sup>1</sup>	Data <sup>2</sup>	Addr <sup>1</sup>	Data <sup>2</sup>		
Word-Program	555H	AAH	2AAH	55H	555H	A0H	WA <sup>3</sup>	Data						
Sector-Erase	555H	AAH	2AAH	55H	555H	80H	555H	AAH	2AAH	55H	SA <sub>X</sub> <sup>4</sup>	50H		
Block-Erase	555H	AAH	2AAH	55H	555H	80H	555H	AAH	2AAH	55H	BA <sub>X</sub> <sup>4</sup>	30H		
Chip-Erase	555H	AAH	2AAH	55H	555H	80H	555H	AAH	2AAH	55H	555H	10H		
Erase-Suspend	XXXXH	ВОН												
Erase-Resume	XXXXH	30H												
Query Sec ID <sup>5</sup>	555H	AAH	2AAH	55H	555H	88H								
User Security ID Word-Program	555H	AAH	2AAH	55H	555H	A5H	WA <sup>6</sup>	Data						
User Security ID Program Lock-Out	555H	AAH	2AAH	55H	555H	85H	XXH <sup>6</sup>	0000H						
Software ID Entry <sup>7,8</sup>	555H	AAH	2AAH	55H	555H	90H								
Software ID Exit <sup>9,10</sup> /Sec ID Exit	555H	AAH	2AAH	55H	555H	F0H								
Software ID Exit <sup>9,10</sup> /Sec ID Exit	XXH	F0H												

T6.0 1299

- 1. Address format A<sub>11</sub>-A<sub>0</sub> (Hex).
  - Addresses  $A_{12}$ - $A_{21}$  can be  $V_{IL}$  or  $V_{IH}$ , but no other value, for Command sequence for SST32HF64A2.
- 2.  $DQ_{15}$ - $DQ_{8}$  can be  $V_{IL}$  or  $V_{IH}$ , but no other value, for Command sequence
- 3. WA = Program Word address
- 4. SA<sub>X</sub> for Sector-Erase; uses A<sub>MS</sub>-A<sub>11</sub> address lines

 $BA_{X},$  for Block-Erase; uses  $A_{MS}\text{-}A_{15}$  address lines

A<sub>MS</sub> = Most significant address

 $A_{MS} = A_{21}$  for SST32HF64A2.

5. With  $A_{MS}$ - $A_4$  = 0; Sec ID is read with  $A_3$ - $A_0$ ,

SST ID is read with  $A_3 = 0$  (Address range = 000000H to 000007H), User ID is read with  $A_3 = 1$  (Address range = 000010H to 000017H).

Lock Status is read with  $A_7$ - $A_0 = 0000FFH$ . Unlocked:  $DQ_3 = 1$  / Locked:  $DQ_3 = 0$ .

- 6. Valid Word-Addresses for Sec ID are from 000000H-000007H and 000010H-000017H.
- 7. The device does not remain in Software Product ID Mode if powered down.
- 8. With  $A_{MS}$ - $A_1$  =0; SST Manufacturer ID = 00BFH, is read with  $A_0$  = 0, SST32HF64A2 Device ID = 236CH, is read with  $A_0$ =1.

A<sub>MS</sub> = Most significant address

 $A_{MS} = A_{21}$  for SST32HF64A2.

- 9. Both Software ID Exit operations are equivalent
- 10. If users never lock after programming, Sec ID can be programmed over the previously unprogrammed bits (data=1) using the Sec ID mode again (the programmed "0" bits cannot be reversed to "1"). Valid Word-Addresses for Sec ID are from 000000H-000007H and 000010H-000017H.



#### **Preliminary Specifications**

**Absolute Maximum Stress Ratings** (Applied conditions greater than those listed under "Absolute Maximum Stress Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these conditions or conditions greater than those defined in the operational sections of this data sheet is not implied. Exposure to absolute maximum stress rating conditions may affect device reliability.)

Operating Temperature	20°C to +85°C
Storage Temperature	65°C to +150°C
D. C. Voltage on Any Pin to Ground Potential	0.5V to $V_{DD}^1 + 0.3V$
Transient Voltage (<20 ns) on Any Pin to Ground Potential	1.0V to V <sub>DD</sub> <sup>1</sup> +1.0V
Package Power Dissipation Capability (T <sub>A</sub> = 25°C)	
Surface Mount Solder Reflow Temperature	260°C for 10 seconds
Output Short Circuit Current <sup>2</sup>	

<sup>1.</sup>  $V_{DD} = V_{DDF}$  and  $V_{DDS}$ 

#### **Operating Range**

Range	Ambient Temp	$V_{DD}$
Extended	-20°C to +85°C	2.7-3.3V

#### **AC Conditions of Test**

Input Rise/Fall Time	5 ns
Output Load	$C_L = 30 pF$
See Figures 20 and 21	

<sup>2.</sup> Outputs shorted for no more than one second. No more than one output shorted at a time.



**Preliminary Specifications** 

TABLE 7: DC Operating Characteristics ( $V_{DD} = V_{DDF}$  and  $V_{DDS} = 2.7-3.3V$ )

	Limits					
Symbol	Parameter	Min	Max	Units	Test Conditions	
I <sub>DD</sub>	Active V <sub>DD</sub> Current				Address input = V <sub>ILT</sub> /V <sub>IHT</sub> , at f=5 MHz,	
					V <sub>DD</sub> =V <sub>DD</sub> Max, all DQs open	
	Read				OE#=V <sub>IL</sub> , WE#=V <sub>IH</sub>	
	Flash		18	mA	BEF#=V <sub>IL</sub> , BES1#=V <sub>IH</sub> , or BES2=V <sub>IL</sub>	
	PSRAM		30	mA	BEF#=V <sub>IH</sub> , BES1#=V <sub>IL</sub> , BES2=V <sub>IH</sub>	
	Concurrent Operation		40	mA	BEF#=V <sub>IH</sub> , BES1#=V <sub>IL</sub> , BES2=V <sub>IH</sub>	
	Write <sup>1</sup>				WE#=V <sub>IL</sub>	
	Flash		35	mA	BEF#=V <sub>IL</sub> , BES1#=V <sub>IH</sub> , or BES2=V <sub>IL</sub> , OE#=V <sub>IH</sub>	
	PSRAM		30	mA	BEF#=V <sub>IH</sub> , BES1#=V <sub>IL</sub> , BES2=V <sub>IH</sub>	
I <sub>SB</sub>	Standby V <sub>DD</sub> Current		135	μΑ	V <sub>DD</sub> = V <sub>DD</sub> Max, BEF#=BES1#=V <sub>IHC</sub> , BES2=V <sub>IHC</sub>	
I <sub>SBP</sub>	Deep Power Down: PSRAM		10	μA	BES2=V <sub>ILC</sub> , BEF#=V <sub>IHC</sub>	
I <sub>RT</sub>	Reset V <sub>DD</sub> Current		30	μΑ	Reset=V <sub>SS</sub> ±0.3V	
ILI	Input Leakage Current		1	μΑ	$V_{IN}$ =GND to $V_{DD}$ , $V_{DD}$ = $V_{DD}$ Max	
I <sub>LO</sub>	Output Leakage Current		10	μΑ	V <sub>OUT</sub> =GND to V <sub>DD</sub> , V <sub>DD</sub> =V <sub>DD</sub> Max	
$V_{IL}$	Input Low Voltage		0.8	V	V <sub>DD</sub> =V <sub>DD</sub> Min	
$V_{ILC}$	Input Low Voltage (CMOS)		0.2	V	V <sub>DD</sub> =V <sub>DD</sub> Max	
$V_{IH}$	Input High Voltage	$0.7~V_{DD}$		V	V <sub>DD</sub> =V <sub>DD</sub> Max	
$V_{IHC}$	Input High Voltage (CMOS)	$V_{DD}$ -0.3		V	V <sub>DD</sub> =V <sub>DD</sub> Max	
V <sub>OLF</sub>	Flash Output Low Voltage		0.2	V	I <sub>OL</sub> =100 μA, V <sub>DD</sub> =V <sub>DD</sub> Min	
$V_{OHF}$	Flash Output High Voltage	$V_{DD}$ -0.2		V	I <sub>OH</sub> =-100 μA, V <sub>DD</sub> =V <sub>DD</sub> Min	
$V_{OLS}$	PSRAM Output Low Voltage		0.4	V	I <sub>OL</sub> =1 mA, V <sub>DD</sub> =V <sub>DD</sub> Min	
$V_{OHS}$	PSRAM Output High Voltage	2.2		V	$I_{OL}$ =-500 $\mu$ A, $V_{DD}$ = $V_{DD}$ Min	

T7.0 1299

<sup>1.</sup>  $\ensuremath{I_{DD}}$  active while Erase or Program is in progress.



**Preliminary Specifications** 

#### **TABLE 8: Recommended System Power-up Timings**

Symbol	Parameter	Minimum	Units
T <sub>PU-READ</sub> <sup>1</sup>	Power-up to Read Operation	100	μs
T <sub>PU-WRITE</sub> <sup>1</sup>	Power-up to Program/Erase Operation	100	μs

T8.0 1299

#### TABLE 9: Capacitance (T<sub>A</sub> = 25°C, f=1 Mhz, other pins open)

Parameter	Description	Test Condition	Maximum
C <sub>I/O</sub> <sup>1</sup>	I/O Pin Capacitance	$V_{I/O} = 0V$	12 pF
C <sub>IN</sub> <sup>1</sup>	Input Capacitance	$V_{IN} = 0V$	12 pF

T9.0 1299

#### **TABLE 10: Flash Reliability Characteristics**

Symbol	Parameter	Minimum Specification	Units	Test Method
N <sub>END</sub> <sup>1</sup>	Endurance	10,000	Cycles	JEDEC Standard A117
T <sub>DR</sub> <sup>1</sup>	Data Retention	100	Years	JEDEC Standard A103
I <sub>LTH</sub> <sup>1</sup>	Latch Up	100 + I <sub>DD</sub>	mA	JEDEC Standard 78

T10.0 1299

<sup>1.</sup> This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

<sup>1.</sup> This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

<sup>1.</sup> This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.



**Preliminary Specifications** 

#### **AC CHARACTERISTICS**

**TABLE 11: PSRAM Read Cycle Timing Parameters** 

Symbol	Parameter	Min	Max	Units
T <sub>RCS</sub>	Read Cycle Time	70		ns
T <sub>AAS</sub>	Address Access Time		70	ns
T <sub>BES</sub>	Bank Enable Access Time		70	ns
T <sub>OES</sub>	Output Enable Access Time		35	ns
T <sub>BYES</sub>	UBS#, LBS# Access Time		70	ns
T <sub>BLZS</sub> <sup>1</sup>	BES1# to Active Output	0		ns
T <sub>OLZS</sub> <sup>1</sup>	Output Enable to Active Output	0		ns
T <sub>BYLZS</sub> <sup>1</sup>	UBS#, LBS# to Active Output	0		ns
T <sub>BHZS</sub> <sup>1</sup>	BES1# to High-Z Output		25	ns
T <sub>OHZS</sub> <sup>1</sup>	Output Disable to High-Z Output	0	25	ns
T <sub>BYHZS</sub> 1	UBS#, LBS# to High-Z Output		35	ns
T <sub>OHS</sub>	Output Hold from Address Change	10		ns

T11.0 1299

1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

**TABLE 12: PSRAM Write Cycle Timing Parameters** 

Symbol	Parameter	Min	Max	Units
T <sub>WCS</sub>	Write Cycle Time	70		ns
T <sub>BWS</sub>	Bank Enable to End-of-Write	60		ns
T <sub>AWS</sub>	Address Valid to End-of-Write	60		ns
T <sub>ASTS</sub>	Address Set-up Time	0		ns
T <sub>WPS</sub>	Write Pulse Width	60		ns
T <sub>WRS</sub>	Write Recovery Time	0		ns
T <sub>BYWS</sub>	UBS#, LBS# to End-of-Write	60		ns
T <sub>ODWS</sub>	Output Disable from WE# Low		30	ns
T <sub>OEWS</sub>	Output Enable from WE# High	0		ns
T <sub>DSS</sub>	Data Set-up Time	30		ns
T <sub>DHS</sub>	Data Hold from Write Time	0		ns

T12.0 1299



**Preliminary Specifications** 

TABLE 13: Flash Read Cycle Timing Parameters V<sub>DD</sub> = 2.7-3.6V

Symbol	Parameter	Min	Max	Units
T <sub>RC</sub>	Read Cycle Time	70		ns
T <sub>CE</sub>	Chip Enable Access Time		70	ns
T <sub>AA</sub>	Address Access Time		70	ns
T <sub>OE</sub>	Output Enable Access Time		35	ns
T <sub>CLZ</sub> <sup>1</sup>	BEF# Low to Active Output	0		ns
T <sub>OLZ</sub> <sup>1</sup>	OE# Low to Active Output	0		ns
T <sub>CHZ</sub> <sup>1</sup>	BEF# High to High-Z Output		20	ns
T <sub>OHZ</sub> <sup>1</sup>	OE# High to High-Z Output		20	ns
T <sub>OH</sub> <sup>1</sup>	Output Hold from Address Change	0		ns
T <sub>RP</sub> <sup>1</sup>	RST# Pulse Width	500		ns
T <sub>RHR</sub> <sup>1</sup>	RST# High before Read	50		ns
T <sub>RY</sub> <sup>1,2</sup>	RST# Pin Low to Read Mode		20	μs

T13.0 1299

**TABLE 14: Flash Program/Erase Cycle Timing Parameters** 

Symbol	Parameter	Min	Max	Units
T <sub>BP</sub>	Word-Program Time		10	μs
T <sub>AS</sub>	Address Setup Time	0		ns
T <sub>AH</sub>	Address Hold Time	30		ns
T <sub>CS</sub>	WE# and BEF# Setup Time	0		ns
T <sub>CH</sub>	WE# and BEF# Hold Time	0		ns
T <sub>OES</sub>	OE# High Setup Time	0		ns
T <sub>OEH</sub>	OE# High Hold Time	10		ns
T <sub>CP</sub>	BEF# Pulse Width	40		ns
T <sub>WP</sub>	WE# Pulse Width	40		ns
T <sub>WPH</sub> <sup>1</sup>	WE# Pulse Width High	30		ns
T <sub>CPH</sub> <sup>1</sup>	BEF# Pulse Width High	30		ns
T <sub>DS</sub>	Data Setup Time	30		ns
T <sub>DH</sub> <sup>1</sup>	Data Hold Time	0		ns
$T_{IDA}^{1}$	Software ID Access and Exit Time		150	ns
T <sub>SE</sub>	Sector-Erase		25	ms
T <sub>BE</sub>	Block-Erase		25	ms
T <sub>SCE</sub>	Chip-Erase		50	ms

T14.0 1299

©2006 Silicon Storage Technology, Inc. S71299-02-000 11/06

<sup>1.</sup> This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

<sup>2.</sup> This parameter applies to Sector-Erase, Block-Erase and Program operations. This parameter does not apply to Chip-Erase operations.

<sup>1.</sup> This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.






FIGURE 4: PSRAM Read Cycle Timing Diagram for SST32HF64A2






FIGURE 5: PSRAM Write Cycle Timing Diagram for SST32HF64A2 (WE# Controlled)<sup>1</sup>






FIGURE 6: PSRAM Write Cycle Timing Diagram (UBS#, LBS# Controlled)<sup>1</sup>

#### **Preliminary Specifications**




FIGURE 7: Flash Read Cycle Timing Diagram




FIGURE 8: Flash WE# Controlled Program Cycle Timing Diagram

©2006 Silicon Storage Technology, Inc. S71299-02-000 11/06






FIGURE 9: BEF# Controlled Flash Program Cycle Timing Diagram




FIGURE 10: Flash Data# Polling Timing Diagram




FIGURE 11: Flash Toggle Bit Timing Diagram




FIGURE 12: WE# Controlled Flash Chip-Erase Timing Diagram






FIGURE 13: WE# Controlled Flash Block-Erase Timing Diagram






FIGURE 14: WE# Controlled Flash Sector-Erase Timing Diagram






FIGURE 15: Software ID Entry and Read




FIGURE 16: Software ID Exit and Reset






FIGURE 17: Flash Sec ID Entry






FIGURE 18: RST# Timing Diagram (When no internal operation is in progress)





FIGURE 19: RST# Timing Diagram (During Program or Erase operation)



#### **Preliminary Specifications**



AC test inputs are driven at  $V_{IHT}$  (0.9  $V_{DD}$ ) for a logic "1" and  $V_{ILT}$  (0.1  $V_{DD}$ ) for a logic "0". Measurement reference points for inputs and outputs are  $V_{IT}$  (0.5  $V_{DD}$ ) and  $V_{OT}$  (0.5  $V_{DD}$ ). Input rise and fall times (10%  $\leftrightarrow$  90%) are <5 ns.

Note: V<sub>IT</sub> - V<sub>INPUT</sub> Test V<sub>OT</sub> - V<sub>OUTPUT</sub> Test V<sub>IHT</sub> - V<sub>INPUT</sub> HIGH Test V<sub>ILT</sub> - V<sub>INPUT</sub> LOW Test

FIGURE 20: AC Input/Output Reference Waveforms




FIGURE 21: A Test Load Example






FIGURE 22: Deep Power-Down State Diagram




FIGURE 23: Word-Program Algorithm






FIGURE 24: Wait Options




FIGURE 25: Sec ID/Software ID Command Flowcharts






FIGURE 26: Software ID/Sec ID Command Flowcharts




FIGURE 27: Erase Command Sequence







FIGURE 28: Concurrent Operation Flowchart



**Preliminary Specifications** 

#### PRODUCT ORDERING INFORMATION



<sup>1.</sup> Environmental suffix "E" denotes non-Pb solder. SST non-Pb solder devices are "RoHS Compliant".

#### Valid combinations for SST32HF64A2

SST32HF64A2-70-4E-L2SE SST32HF64A2-70-4E-L1PE

Note: Valid combinations are those products in mass production or will be in mass production. Consult your SST sales representative to confirm availability of valid combinations and to determine availability of new combinations.



#### **PACKAGING DIAGRAMS**




FIGURE 29: 64-Ball Low-profile, Fine-pitch Ball Grid Array (LFBGA) 8mm x 10mm SST Package Code: L2S



#### **Preliminary Specifications**




FIGURE 30: 56-Ball Low-profile, Fine-pitch Ball Grid Array (LFBGA) 8mm x 10mm SST Package Code: L1P

**TABLE 15: Revision History** 

Number		Description	Date
00	•	Initial Release of S71299	Dec 2005
	•	<ul> <li>Includes 64 MB devices and extended temperature MPNs previously released in data sheets S71260 and S71261</li> </ul>	
	•	Removed 63-Ball Low-Profile, Fine-Pitch Ball Grid Array (LFBGA) 8mm x 10mm	
01	•	Changed $I_{SB}$ max limits to 135 $\mu A$ in DC Operating Characteristics Table 7 page 13	Apr 2006
02	•	Removed SST32HF64A1, SST32HF64B1, and SST32HF64B2 (These part numbers were never produced.)	
	Added 56-Ball Low-Profile, Fine-Pitch Ball Grid Array (LFBGA) 8mm x10mm		
	•	Revised A <sub>MS</sub> to A <sub>0</sub> and A <sub>MSS</sub> to A <sub>0</sub> in Pin Assignment Table 4	
	•	Edited Note 1 for Pin Assignment Table 4	

Silicon Storage Technology, Inc. • 1171 Sonora Court • Sunnyvale, CA 94086 • Telephone 408-735-9110 • Fax 408-735-9036 www.SuperFlash.com or www.sst.com