

STB120NH03L

N-CHANNEL 30V - 0.005 Ω - 60A D²PAK STripFETTM III POWER MOSFET FOR DC-DC CONVERSION

TYPE	V _{DSS}	R _{DS(on)}	ID
STB120NH03L	30 V	<0.0055 Ω	60 A(#)


- TYPICAL R_{DS}(on) = 0.005Ω @ 10 V
- R_{DS(ON)} * Qg INDUSTRY's BENCHMARK
- CONDUCTION LOSSES REDUCED
- SWITCHING LOSSES REDUCED
- LOW THRESHOLD DEVICE
- SURFACE-MOUNTING D²PAK (TO-263)
 POWER PACKAGE IN TUBE (NO SUFFIX) OR
 IN TAPE & REEL (SUFFIX "T4")

DESCRIPTION


The STB120NH03L utilizes the latest advanced design rules of ST's proprietary STripFET™ technology. It is ideal in high performance DC-DC converter applications where efficiency is to be achieved at very high output currents.

APPLICATIONS

 SPECIFICALLY DESIGNED AND OPTIMISED FOR HIGH EFFICIENCY DC-DC CONVERTERS



INTERNAL SCHEMATIC DIAGRAM



Ordering Information

SALES TYPE	MARKING	PACKAGE	PACKAGING	
STB120NH03LT4	B120NH03L	TO-252	TAPE & REEL	

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{DS}	Drain-source Voltage (V _{GS} = 0)	30	V
VDGR	Drain-gate Voltage (R _{GS} = 20 kΩ)	30	V
Vgs	Gate- source Voltage	± 20	V
I _D (#)	Drain Current (continuous) at T _C = 25°C	60	A
I _D (#)	Drain Current (continuous) at T _C = 100°C	60	A
IDM(•)	Drain Current (pulsed)	240	A
P _{tot}	Total Dissipation at T _C = 25°C	115	W
	Derating Factor	0.77	W/°C
E _{AS} (1)	Single Pulse Avalanche Energy	700	mJ
T _{stg}	Storage Temperature	-55 to 175	°C
Tj	Max. Operating Junction Temperature	-55 to 175	

^(•) Pulse width limited by safe operating area.

(1) Starting T_i = 25 °C, I_D = 30A, V_{DD} = 15V

October 2003 1/11

^(#) Value limited by wire bonding

THERMAL DATA

ELECTRICAL CHARACTERISTICS (T_{case} = 25 °C unless otherwise specified)

OFF

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V _(BR) DSS	Drain-source Breakdown Voltage	I _D = 250 μA V _{GS} = 0	30			V
IDSS	Zero Gate Voltage Drain Current (VGS = 0)	$V_{DS} = Max Rating$ $V_{DS} = Max Rating T_{C} = 125$ °C			1 10	μA μA
IGSS	Gate-body Leakage Current (V _{DS} = 0)	V _{GS} = ± 20V			±100	nA

ON (*)

Symbol	Parameter	Test Conditions		Min.	Тур.	Max.	Unit
VGS(th)	Gate Threshold Voltage	V _{DS} = V _{GS}	I _D = 250 μA	1	1.8	2.5	V
R _{DS(on)}	Static Drain-source On Resistance	V _{GS} = 10 V V _{GS} = 5 V	I _D = 30 A		0.005 0.006	0.0055 0.0105	Ω Ω

DYNAMIC

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
gfs (*)	Forward Transconductance	V _{DS} = 10 V I _D = 30 A		40		S
C _{iss} C _{oss} C _{rss}	Input Capacitance Output Capacitance Reverse Transfer Capacitance	V _{DS} = 15V f = 1 MHz V _{GS} = 0		4100 680 70		pF pF pF
R _G	Gate Input Resistance	f = 1 MHz Gate DC Bias = 0 Test Signal Level = 20 mV Open Drain		1.3		Ω

ELECTRICAL CHARACTERISTICS (continued)

SWITCHING ON (*)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t _{d(on)} t _r	Turn-on Time Rise Time	$\begin{array}{ccc} V_{DD} = 15 \text{ V} & I_D = 30 \text{ A} \\ R_G = 4.7 \Omega & V_{GS} = 10 \text{ V} \\ \text{(Resistive Load, Figure 3)} \end{array}$		16 95		ns ns
Q _g Q _{gs} Q _{gd}	Total Gate Charge Gate-Source Charge Gate-Drain Charge	V _{DD} =15V I _D =60A V _{GS} =10V		57 11.8 7.3	77	nC nC nC
Q _{oss} (1)	Output Charge	V _{DS} = 16 V V _{GS} = 0 V		27		nC
Q _{gls} (2)	Third-quadrant Gate Charge	V _{DS} < 0 V V _{GS} = 10 V		55		nC

SWITCHING OFF(*)

Symbol	Parameter	Test Conditions		Min.	Тур.	Max.	Unit
t _{d(off)}	Turn-off Delay Time Fall Time	$V_{DD} = 15 \text{ V}$ $R_G = 4.7\Omega, \qquad V_G$	I _D = 30 A _{GS} = 10 V		48 23		ns ns


SOURCE DRAIN DIODE(*)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
I _{SD} I _{SDM}	Source-drain Current Source-drain Current (pulsed)				60 240	A A
V _{SD} (*)	Forward On Voltage	I _{SD} = 30 A V _{GS} = 0			1.4	V
t _{rr} Q _{rr} I _{RRM}	Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current	$\begin{split} I_{SD} = 60 \text{ A} & \text{di/dt} = 100 \text{A/} \mu \text{s} \\ V_{DD} = 30 \text{ V} & T_j = 150 ^{\circ} \text{C} \\ \text{(see test circuit, Figure 5)} \end{split}$		46 64 2.8	62 86	ns nC A


(*)Pulsed: Pulse duration = 300 μs, duty cycle 1.5 %. (•)Pulse width limited by Tjmax

 $^{(1)}$ Q_{OSS} = C_{OSS}* Δ V_{in} , C_{OSS} = C_{gd} + C_{ds} . See Appendix A $^{(2)}$ Gate charge for synchronous operation


Safe Operating Area




Thermal Impedance




Output Characteristics




Transconductance




Gate Charge vs Gate-source Voltage




Transfer Characteristics




Static Drain-source On Resistance




Capacitance Variations




Normalized Gate Threshold Voltage vs Temperature



Source-drain Diode Forward Characteristics



Normalized on Resistance vs Temperature



Normalized Breakdown Voltage vs Temperature




Fig. 1: Unclamped Inductive Load Test Circuit




Fig. 3: Switching Times Test Circuits For Resistive Load




Fig. 5: Test Circuit For Inductive Load Switching And Diode Recovery Times




Fig. 2: Unclamped Inductive Waveform






Fig. 4: Gate Charge test Circuit




D2PAK MECHANICAL DATA

DIM.		mm.			inch.	
DIIVI.	MIN.	TYP.	MAX.	MIN.	TYP.	TYP.
Α	4.4		4.6	0.173		0.181
A 1	2.49		2.69	0.098		0.106
A2	0.03		0.23	0.001		0.009
В	0.7		0.93	0.028		0.037
B2	1.14		1.7	0.045		0.067
С	0.45		0.6	0.018		0.024
C2	1.21		1.36	0.048		0.054
D	8.95		9.35	0.352		0.368
D1		8			0.315	
Е	10		10.4	0.394		0.409
E1		8.5			0.334	
G	4.88		5.28	0.192		0.208
L	15		15.85	0.591		0.624
L2	1.27		1.4	0.050		0.055
L3	1.4		1.75	0.055		0.069
М	2.4		3.2	0.094		0.126
R		0.4			0.015	
V2	0°		8°	0°		8°




D2PAK FOOTPRINT

TUBE SHIPMENT (no suffix)*



TAPE AND REEL SHIPMENT (suffix "T4")*

FEED DIRECTION_



REEL MECHANICAL DATA


DIM.	m	m	inch		
DIIVI.	MIN.	MAX.	MIN.	MAX.	
Α		330		12.992	
В	1.5		0.059		
С	12.8	13.2	0.504	0.520	
D	20.2		0.795		
G	24.4	26.4	0.960	1.039	
N	100		3.937		
T		30.4		1.197	

BASE QTY	BULK QTY
1000	1000

Bending radius


TAPE MECHANICAL DATA

MAX. 0.421 0.626 0.063
0.626
0.063
0.063
0.073
0.456
0.197
0.161
0.476
0.082
0.0137
0.956
(



^{*} on sales type

APPENDIX A Buck Converter: Power Losses Estimation



The power losses associated with the FETs in a Synchronous Buck converter can be estimated using the equations shown in the table below. The formulas give a good approximation, for the sake of performance comparison, of how different pairs of devices affect the converter efficiency. However a very important parameter, the working temperature, is not considered. The real device behavior is really dependent on how the heat generated inside the devices is removed to allow for a safer working junction temperature.

The low side (SW2) device requires:

- Very low R_{DS(on)} to reduce conduction losses
- ullet Small Q_{gls} to reduce the gate charge losses
- Small C_{oss} to reduce losses due to output capacitance
- Small Q_{rr} to reduce losses on SW₁ during its turn-on
- The C_{gd}/C_{gs} ratio lower than V_{th}/V_{gg} ratio especially with low drain to source voltage to avoid the cross conduction phenomenon;

The high side (SW1) device requires:

- \bullet $\,$ Small R_g and L_s to allow higher gate current peak and to limit the voltage feedback on the gate
- Small Qg to have a faster commutation and to reduce gate charge losses
- Low $R_{DS(on)}$ to reduce the conduction losses.

		High Side Switch (SW1)	Low Side Switch (SW2)
Pconducti	ion	$R_{_{DS(on)SW1}}*I_{_L}^2*d$	$R_{DS(on)SW2} * I_L^2 * (1-d)$
Pswitchin	g	$V_{\text{in}} * (Q_{\text{gsth(SW1)}} + Q_{\text{gd(SW1)}}) * f * \frac{I_L}{I_g}$	Zero Voltage Switching
P _{diode}	Recovery	Not Applicable	$^{1}V_{in} * Q_{rr(SW2)} * f$
	Conduction	Not Applicable	$V_{\text{f(SW2)}} * I_{\text{L}} * t_{\text{deadtime}} * f$
$P_{\text{gate}(Q_G)}$)	$Q_{g(SW1)}*V_{gg}*f$	$Q_{gls(SW2)}*V_{gg}*f$
P _{Qoss}		$\frac{V_{in} *Q_{oss(SWI)} *f}{2}$	$\frac{V_{in} *Q_{oss(SW2)} *f}{2}$

Parameter	Meaning
d	Duty-cycle
Q_{gsth}	Post threshold gate charge
$Q_{ m gls}$	Third quadrant gate charge
Pconduction	On state losses
Pswitching	On-off transition losses
Pdiode	Conduction and reverse recovery diode losses
Pgate	Gate drive losses
P _{Qoss}	Output capacitance losses

¹ Dissipated by SW1 during turn-on

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is registered trademark of STMicroelectronics All other names are the property of their respective owners.

® 2003 STMicroelectronics - All Rights Reserved

STMicroelectronics GROUP OF COMPANIES

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States.

www.st.com

