STK16C88-3



#### 32Kx8 AutoStore+ nvSRAM

#### **FEATURES**

- Fast 35 ns Read Access & R/W Cycle Time
- Directly Replaces Battery-Backed SRAM Modules such as Dallas/Maxim DS1230W
- Unlimited Read/Write Endurance
- Automatic Non-volatile STORE on Power Loss
- Automatic RECALL to SRAM on Power Up
- Non-Volatile STORE and RECALL Under Software Control
- 1 Million STORE Cycles
- 100-Year Non-volatile Data Retention
- Single 3.3V ± 10% Power Supply
- Commercial and Industrial Temperatures
- 28-pin 600-mil PDIP Package (RoHS-Compliant)


#### DESCRIPTION

The Simtek STK16C88-3 is a 256Kb fast static RAM with a non-volatile Quantum Trap storage element included with each memory cell.

The SRAM provides the fast access & cycle times, ease of use and unlimited read & write endurance of a normal SRAM.

Data transfers automatically to the non-volatile storage cells when power loss is detected (the *STORE* operation). On power up, data is automatically restored to the SRAM (the *RECALL* operation). Both STORE and RECALL operations are also available under software control.

The Simtek nvSRAM is the first monolithic non-volatile memory to offer unlimited writes and reads. It is the highest performance, most reliable non-volatile memory available.



# This product conforms to specifications per the terms of Simtek standard warranty. The product has completed Simtek internal qualification testing and has reached production status.

#### **BLOCK DIAGRAM**

#### **PIN CONFIGURATIONS**

A14 🗌	1	28	
A12 🗆	2	27	$\Box \overline{\mathbf{w}}$
A7 🗆	3	26	🗆 A13
<b>A</b> 6 🗆	4	25	<b>A8</b>
A5 🗆	5	24	<b>A9</b>
<b>A</b> 4 🗆	6	23	<b> A11</b>
A3 🗆	7	22	□ G
A2 🗆	8	21	<b>A10</b>
A1 🗌	9	20	
<b>A0</b>	10	19	DQ7
	11	18	DQ6
	12	17	DQ5
	13	16	DQ4
vss 🗆	14	15	
			1

28 Pin 600 mil PDIP

#### **PIN DESCRIPTIONS**

Pin Name	I/O	Description			
A <sub>14</sub> -A <sub>0</sub>	Input	Address: The 15 address inputs select one of 32,768 bytes in the nvSRAM array			
DQ <sub>7</sub> -DQ <sub>0</sub>	I/O	Data: Bi-directional 8-bit data bus for accessing the nvSRAM			
Ē	Input	Chip Enable: The active low $\overline{E}$ input selects the device			
W	Input	Write Enable: The active low $\overline{W}$ enables data on the DQ pins to be written to the address location latched by the falling edge of $\overline{E}$			
G	Input	Output Enable: The active low $\overline{G}$ input enables the data output buffers during read cycles. De-asserting $\overline{G}$ high caused the DQ pins to tri-state.			
V <sub>CC</sub>	Power Supply	Power: 5.0V, ±10%			
V <sub>SS</sub>	Power Supply	Ground			





#### **ABSOLUTE MAXIMUM RATINGS**<sup>a</sup>

Voltage on Input Relative to Ground0.5V to	04.5V N
Voltage on Input Relative to $V_{SS}$ 0.6V to ( $V_{CC}$ + 0.	0.5V)
Voltage on $DQ_{0-7}$ 0.5V to (V <sub>CC</sub> +	0.5V)
Temperature under Bias	25°C
Storage Temperature	50°C
Power Dissipation	1W
DC Output Current (1 output at a time, 1s duration)	15mA

Note a: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

# $(V_{CC} = 3.0V - 3.6V)$

#### **DC CHARACTERISTICS**

OVMDOL		СОММ	ERCIAL	INDU	STRIAL		NOTES	
SYMBOL	PARAMETER	MIN	MAX	MIN	MAX	UNITS	NOTES	
I <sub>CC1</sub> b	Average V <sub>CC</sub> Current		50		52	mA	t <sub>AVAV</sub> = 35ns	
I <sub>CC2</sub> <sup>c</sup>	Average V <sub>CC</sub> Current during STORE		3		3	mA	All Inputs Don't Care, V <sub>CC</sub> = max	
I <sub>CC3</sub> b	Average V <sub>CC</sub> Current at t <sub>AVAV</sub> = 200ns 3.3V, 25°C, Typical		8		8	mA	$\overline{W} \ge (V_{CC} - 0.2V)$ All Others Cycling, CMOS Levels	
I <sub>SB1</sub> <sup>d</sup>	Average V <sub>CC</sub> Current (Standby, Cycling TTL Input Levels)		18		19	mA	$t_{AVAV} = 35ns, \overline{E} \ge V_{IH}$	
I <sub>SB2</sub> <sup>d</sup>	V <sub>CC</sub> Standby Current (Standby, Stable CMOS Input Levels)		1		1	mA	$\overline{E} \ge (V_{CC} - 0.2V)$ All Others $V_{IN} \le 0.2V$ or $\ge (V_{CC} - 0.2V)$	
I <sub>ILK</sub>	Input Leakage Current		±1		±1	μΑ	$V_{CC} = max$ $V_{IN} = V_{SS}$ to $V_{CC}$	
I <sub>OLK</sub>	Off-State Output Leakage Current		±1		±1	μΑ	$V_{CC} = max$ $V_{IN} = V_{SS}$ to $V_{CC}$ , $\overline{E}$ or $\overline{G} \ge V_{IH}$	
VIH	Input Logic "1" Voltage	2.2	V <sub>CC</sub> + .5	2.2	V <sub>CC</sub> + .5	V	All Inputs	
V <sub>IL</sub>	Input Logic "0" Voltage	V <sub>SS</sub> – .5	0.8	V <sub>SS</sub> – .5	0.8	V	All Inputs	
V <sub>OH</sub>	Output Logic "1" Voltage	2.4		2.4		V	I <sub>OUT</sub> =-4mA	
V <sub>OL</sub>	Output Logic "0" Voltage		0.4		0.4	V	I <sub>OUT</sub> = 8mA	
T <sub>A</sub>	Operating Temperature	0	70	-40	85	°C		

Note b:  $I_{CC_1}$  and  $I_{CC_3}$  are dependent on output loading and cycle rate. The specified values are obtained with outputs unloaded. Note c:  $I_{CC_2}$  and  $I_{CC_4}$  are the average currents required for the duration of the respective *STORE* cycles (t<sub>STORE</sub>).

Note d:  $\vec{E} \ge V_{|H|}$  will not produce standby current levels until any nonvolatile cycle in progress has timed out.

#### **AC TEST CONDITIONS**

Input Pulse Levels 0V	to 3V
Input Rise and Fall Times	
Input and Output Timing Reference Levels	1.5V
Output Load See Fig	ure 1

#### **CAPACITANCE**<sup>e</sup> ( $T_A = 25^{\circ}C, f = 1.0MHz$ )

SYMBOL	PARAMETER	MAX	UNITS	CONDITIONS
C <sub>IN</sub>	Input Capacitance	5	pF	$\Delta V = 0$ to $3V$
C <sub>OUT</sub>	Output Capacitance	7	pF	$\Delta V = 0$ to $3V$

Note e: These parameters are guaranteed but not tested.




Figure 1: AC Output Loading






#### $(V_{CC} = 3.0V-3.6V)$ SRAM READ CYCLES #1 & #2


	SYMBOLS			STK16C88-3-35		
NO.	#1, #2	Alt.	PARAMETER		MAX	UNITS
1	t <sub>ELQV</sub>	t <sub>ACS</sub>	Chip Enable Access Time		35	ns
2	t <sub>AVAV</sub> f	t <sub>RC</sub>	Read Cycle Time	35		ns
3	t <sub>AVQV</sub> g	t <sub>AA</sub>	Address Access Time		35	ns
4	t <sub>GLQV</sub>	t <sub>OE</sub>	Output Enable to Data Valid		15	ns
5	t <sub>AXQX</sub> g	tон	Output Hold after Address Change	5		ns
6	t <sub>ELQX</sub>	t <sub>LZ</sub>	Chip Enable to Output Active	5		ns
7	t <sub>EHQZ</sub> h	t <sub>HZ</sub>	Chip Disable to Output Inactive		13	ns
8	t <sub>GLQX</sub>	tolz	Output Enable to Output Active	0		ns
9	t <sub>GHQZ</sub> h	t <sub>OHZ</sub>	Output Disable to Output Inactive		13	ns
10	t <sub>ELICCH</sub> e	t <sub>PA</sub>	Chip Enable to Power Active			ns
11	<sup>t</sup> EHICCL <sup>d, e</sup>	t <sub>PS</sub>	Chip Disable to Power Standby		35	ns

Note f:  $\overline{W}$  must be high during SRAM READ cycles and low during SRAM WRITE cycles. Note g: I/O state assumes  $\overline{E}, \overline{G} \leq V_{IL}$  and  $\overline{W} \geq V_{IH}$ ; device is continuously selected. Note h: Measured  $\pm$  200mV from steady state output voltage.

#### SRAM READ CYCLE #1: Address Controlled<sup>f, g</sup>



# SRAM READ CYCLE #2: E Controlled





# STK16C88-3

 $(V_{CC} = 3.0V-3.6V)$ 


#### SRAM WRITE CYCLES #1 & #2

NO.	SYMBOLS				STK16C		
NO.	NO. #1 #2 Alt.		Alt.	PARAMETER	MIN	MAX	UNITS
12	t <sub>AVAV</sub>	t <sub>AVAV</sub>	t <sub>WC</sub>	Write Cycle Time	35		ns
13	t <sub>WLWH</sub>	t <sub>WLEH</sub>	t <sub>WP</sub>	Write Pulse Width	25		ns
14	t <sub>ELWH</sub>	t <sub>ELEH</sub>	t <sub>CW</sub>	Chip Enable to End of Write	25		ns
15	t <sub>DVWH</sub>	t <sub>DVEH</sub>	t <sub>DW</sub>	Data Set-up to End of Write	12		ns
16	t <sub>WHDX</sub>	t <sub>EHDX</sub>	t <sub>DH</sub>	Data Hold after End of Write	0		ns
17	t <sub>AVWH</sub>	t <sub>AVEH</sub>	t <sub>AW</sub>	Address Set-up to End of Write	25		ns
18	t <sub>AVWL</sub>	t <sub>AVEL</sub>	t <sub>AS</sub>	Address Set-up to Start of Write	0		ns
19	t <sub>WHAX</sub>	t <sub>EHAX</sub>	t <sub>WR</sub>	Address Hold after End of Write	0		ns
20	t <sub>WLQZ</sub> <sup>h, i</sup>		t <sub>WZ</sub>	Write Enable to Output Disable		13	ns
21	t <sub>WHQX</sub>		t <sub>OW</sub>	Output Active after End of Write	5		ns


Note i: If  $\overline{W}$  is low when  $\overline{E}$  goes low, the outputs remain in the high-impedance state.

Note j:  $\overline{E}$  or  $\overline{W}$  must be  $\ge V_{IH}$  during address transitions.

# SRAM WRITE CYCLE #1: W Controlled<sup>j</sup>



#### SRAM WRITE CYCLE #2: E Controlled<sup>j</sup>






#### AutoStorePlus/POWER-UP RECALL

#### $(V_{CC} = 3.0V-3.6V)$

NO	SYMBOLS		STK16	STK16C88-3		NOTES
NO.	Standard	PARAMETER		MAX	UNITS	
22	<sup>t</sup> RESTORE	Power-up RECALL Duration		550	μs	k
23	t <sub>stg</sub>	Minimum V <sub>CC</sub> Slew Time to Ground			ns	e, g
24	V <sub>SWITCH</sub>	Low Voltage Trigger Level	2.7	2.95	V	
25	V <sub>RESET</sub>	Low Voltage Reset Level		2.4	V	е

Note k:  $t_{RESTORE}$  starts from the time  $V_{CC}$  rises above  $V_{SWITCH}$ .

#### AutoStorePlus/POWER-UP RECALL





#### SOFTWARE STORE/RECALL MODE SELECTION

Ē	w	A <sub>13</sub> - A <sub>0</sub> (hex)	MODE	I/O	NOTES
L	н	0E38 31C7 03E0 3C1F 303F 0FC0	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile <i>STORE</i>	Output Data Output Data Output Data Output Data Output Data Output High Z	l, m
L	н	0E38 31C7 03E0 3C1F 303F 0C63	Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile <i>RECALL</i>	Output Data Output Data Output Data Output Data Output Data Output High Z	l, m

Note I: The six consecutive addresses must be in the order listed.  $\overline{W}$  must be high during all six consecutive cycles to enable a nonvolatile cycle. Note m: While there are 15 addresses on the STK16C88-3, only the lower 14 are used to control software modes.

#### SOFTWARE STORE/RECALL CYCLE<sup>n, o</sup>


### $(V_{CC} = 3.0V-3.6V)$

		PARAMETER	STK160		
NO.	SYMBOLS		MIN	MAX	UNITS
26	t <sub>AVAV</sub>	STORE/RECALL Initiation Cycle Time	35		ns
27	t <sub>AVEL</sub> n	Address Set-up Time	0		ns
28	t <sub>ELEH</sub> n	Clock Pulse Width	25		ns
29	t <sub>ELAX</sub> g, n	Address Hold Time	20		ns
30	<sup>t</sup> RECALL	RECALL Cycle Duration		20	μs
31	<sup>t</sup> STORE	STORE Cycle Duration		10	ms

Note n: The software sequence is clocked with  $\overline{E}$  controlled reads.

Note o: The six consecutive addresses must be in the order listed in the Software STORE/RECALL Mode Selection Table: (0E38, 31C7, 03E0, 3C1F, 303F, 0FC0) for a STORE cycle or (0E38, 31C7, 03E0, 3C1F, 303F, 0C63) for a RECALL cycle. W must be high during all six consecutive cycles.

## SOFTWARE STORE/RECALL CYCLE: E Controlled<sup>o</sup>





# **nvSRAM OPERATION**

The AutoStore+ STK16C88-3 is a fast 32K x 8 SRAM that does not lose its data on power-down. The data is preserved in integral Quantum Trap nonvolatile storage elements when power is lost. Automatic STORE on power-down and automatic RECALL on power-up guarantee data integrity without the use of batteries.

### NOISE CONSIDERATIONS

Note that the STK16C88-3 is a high-speed memory and so must have a high-frequency bypass capacitor of approximately 0.1 $\mu$ F connected between V<sub>cc</sub> and V<sub>ss</sub>, using leads and traces that are as short as possible. As with all high-speed CMOS ICs, normal careful routing of power, ground and signals will help prevent noise problems.

#### SRAM READ

The STK16C88-3 performs a READ cycle whenever  $\overline{E}$  and  $\overline{G}$  are low and  $\overline{W}$  is high. The address specified on pins A<sub>0-14</sub> determines which of the 32,768 data bytes will be accessed. When the READ is initiated by an address transition, the outputs will be valid after a delay of t<sub>AVQV</sub> (READ cycle #1). If the READ is initiated by  $\overline{E}$  or  $\overline{G}$ , the outputs will be valid at t<sub>ELQV</sub> or at t<sub>GLQV</sub>, whichever is later (READ cycle #2). The data outputs will repeatedly respond to address changes within the t<sub>AVQV</sub> access time without the need for transitions on any control input pins, and will remain valid until another address change or until  $\overline{E}$  or  $\overline{G}$  is brought high.

#### **SRAM WRITE**

A WRITE cycle is performed whenever  $\overline{E}$  and  $\overline{W}$  are low. The address inputs must be stable prior to entering the WRITE cycle and must remain stable until either  $\overline{E}$  or  $\overline{W}$  goes high at the end of the cycle. The data on the common I/O pins DQ<sub>0-7</sub> will be written into the memory if it is valid t<sub>DVWH</sub> before the end of a  $\overline{W}$  controlled WRITE or t<sub>DVEH</sub> before the end of an  $\overline{E}$  controlled WRITE.

It is recommended that  $\overline{G}$  be kept high during the entire WRITE cycle to avoid data bus contention on the common I/O lines. If  $\overline{G}$  is left low, internal circuitry will turn off the output buffers  $t_{WLQZ}$  after  $\overline{W}$  goes low.

#### AutoStore+ OPERATION

The STK16C88-3's automatic *STORE* on powerdown is completely transparent to the system. The STORE initiation takes less than 500ns when power is lost ( $V_{CC} < V_{SWITCH}$ ) at which point the part depends only on its internal capacitor for *STORE* completion.

If the power supply drops faster than  $20\mu$ s/volt before Vcc reaches Vswitch, then a 1 ohm resistor should be inserted between Vcc and the system supply to avoid a momentary excess of current between Vcc and internal capacitor.

In order to prevent unneeded *STORE* operations, automatic *STORE*s will be ignored unless at least one WRITE operation has taken place since the most recent *STORE* or *RECALL* cycle. Software initiated *STORE* cycles are performed regardless of whether or not a WRITE operation has taken place.

#### POWER-UP RECALL

During power up, or after any low-power condition ( $V_{CC} < V_{RESET}$ ), an internal *RECALL* request will be latched. When  $V_{CC}$  once again exceeds the sense voltage of  $V_{SWITCH}$ , a *RECALL* cycle will automatically be initiated and will take  $t_{RESTORE}$  to complete.

If the STK16C88-3 is in a WRITE state at the end of power-up *RECALL*, the SRAM data will be corrupted. To help avoid this situation, a <u>10k</u> $\Omega$  resistor should be connected either between W and system V<sub>cc</sub> or between E and system V<sub>cc</sub>.

#### SOFTWARE NONVOLATILE STORE

The STK16C88-3 software *STORE* cycle is initiated by executing sequential READ cycles from six specific address locations. During the *STORE* cycle, previous nonvolatile data is erased and then the SRAM contents are written to the nonvolatile storage elements. Once a *STORE* cycle is initiated, further input and output are disabled until the cycle is completed.

Because a sequence of READs from specific addresses is used for *STORE* initiation, it is important that no other READ or WRITE accesses intervene in the sequence or the sequence will be aborted and no *STORE* or *RECALL* will take place.



To initiate the software *STORE* cycle, the following READ sequence must be performed:

1.	Read address	0E38 (hex)	Valid READ
2.	Read address	31C7 (hex)	Valid READ
3.	Read address	03E0 (hex)	Valid READ
4.	Read address	3C1F (hex)	Valid READ
5.	Read address	303F (hex)	Valid READ
6.	Read address	0FC0 (hex)	Initiate STORE cycle

The software sequence must be clocked with  $\overline{E}$  controlled READs.

Once the sixth address in the sequence has been entered, the *STORE* cycle will commence and the chip will be disabled. It is important that READ cycles and not WRITE cycles be used in the sequence, although it is not necessary that  $\overline{G}$  be low for the sequence to be valid. After the t<sub>STORE</sub> cycle time has been fulfilled, the SRAM will again be activated for READ and WRITE operation.

#### SOFTWARE NONVOLATILE RECALL

A software *RECALL* cycle is initiated with a sequence of READ operations in a manner similar to the software *STORE* initiation. To initiate the *RECALL* cycle, the following sequence of READ operations must be performed:


1.	Read address	0E38 (hex)	Valid READ
S	Dood oddroop	2107 (hov)	

Ζ.	Read address	31C7 (nex)	valid READ	
3.	Read address	03E0 (hex)	Valid READ	
4	Dood oddrooo	$2C4\Gamma$ (have)		

4.	Read address	3CTF (nex)	Valid READ
5.	Read address	303F (hex)	Valid READ

Read address 303F (hex) Valid READ
Read address 0C63 (hex) Initiate RECALL cycle

Internally, *RECALL* is a two-step procedure. First, the SRAM data is cleared, and second, the nonvolatile information is transferred into the SRAM cells.




After the  $t_{RECALL}$  cycle time the SRAM will once again be ready for READ and WRITE operations. The *RECALL* operation in no way alters the data in the nonvolatile storage elements. The nonvolatile data can be recalled an unlimited number of times.

#### HARDWARE PROTECT


The STK16C88-3 offers hardware protection against inadvertent *STORE* operation and SRAM WRITEs during low-voltage conditions. When  $V_{CC} < V_{SWITCH}$ , all software *STORE* operations and SRAM WRITEs are inhibited.

#### LOW AVERAGE ACTIVE POWER

The STK16C88-3 draws significantly less current when it is cycled at rates slower than 35ns. Figure 2 shows the relationship between  $I_{\mbox{\scriptsize cc}}$  and READ cycle time. Worst-case current consumption is shown for both CMOS and TTL input levels (commercial temperature range,  $V_{cc}$  = 3.6V, 100% duty cycle on chip enable). Figure 3 shows the same relationship for WRITE cycles. If the chip enable duty cycle is less than 100%, only standby current is drawn when the chip is disabled. The overall average current drawn by the STK16C88-3 depends on the following items: 1) CMOS vs. TTL input levels; 2) the duty cycle of chip enable; 3) the overall cycle rate for accesses; 4) the ratio of READs to WRITES; 5) the operating temperature; 6) the  $V_{cc}$  level; and 7) I/O loading.



Document Control #ML0019 Rev 0.3 February, 2007




**ORDERING CODES** 

Part Number	Description	Temperature
STK16C88-3WF35	3.3V 32Kx8 AutoStore+ nvSRAM PDIP28-600	Commercial
STK16C88-3WF35I	3.3V 32Kx8 AutoStore+ nvSRAM PDIP28-600	Industrial



# PACKAGE DRAWING

#### 28 Pin 600 mil PDIP





#### **Document Revision History**

Revision	Date	Summary
0.0	December 2002	
0.1	September 2003	Added lead-free lead finish
0.2	March 2006	Removed 45ns and 55ns speed grades, Removed Leaded lead finish.
0.3	February 2007	Add fast power-down slew rate information Add Product Ordering Code Listing Add Package Drawings Reformat Entire Document

SIMTEK STK16C88-3 Datasheet, February 2007

Copyright 2007, Simtek Corporation. All rights reserved.

This datasheet may only be printed for the expressed use of Simtek Customers. No part of the datasheet may be reproduced in any other form or means without the express written permission from Simtek Corporation. The information contained in this publication is believed to be accurate, but changes may be made without notice. Simtek does not assume responsibility for, or grant or imply any warranty, including MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE regarding this information, the product or its use. Nothing herein constitutes a license, grant or transfer of any rights to any Simtek patent, copyright, trademark, or other proprietary right.

