


TOSHIBA Bi-CMOS INTEGRATED CIRCUIT SILICON MONOLITHIC
T B 6 2 7 2 6 A N, T B 6 2 7 2 6 A F

16-bit constant current LED driver with operation supply of 3.3V to 5V

The TB62726A series are comprised of constant-current drivers designed for LEDs and LED displays. The output current value can be set using an external resistor. As a result, all outputs will have virtually the same current levels. This driver incorporates 16-bit constant-current outputs, a 16-bit shift register, a 16-bit latch and 16-bit AND-gate circuit. These drivers have been designed using the Bi-CMOS process.


Feature

- *Output current capability and the number of output:
90 mA x 16 outputs
- *Constant current range : 2 to 90 mA
- *Application output voltage :
0.7V (output current 2 to 80mA)
0.4V (output current 2 to 40mA)
- *For anode common LED
- *Input signal voltage level :
3.3V-5.0V CMOS level (schmitt trigger input)
- *Power supply voltage range VDD=3.0 to 5.5V
- *Maximum output terminal voltage 17V
- *Serial and parallel data transfer rate 20 MHz (min., Cascade Connection)
- *Operation temperature range top_r = -40 to 85 degrees
- *Package : AN type - - - P-SDIP-300-1.78
AF type - - - P-SSOP24-300-1.00B
- *Current accuracy (not used dot-current correction.)




Output voltage	Current accuracy		Output current
	between bits	between ICs	
>= 0.4V	+/- 4 %	+/- 12 %	2 to 40 mA
>= 0.7V			2 to 90 mA

Package and pin layout (Top view)



Warnings : Short-circuiting an output terminal to GND or to the power supply terminal may broken the device.
Please take care when wiring the output terminals, the power supply terminal and the GND terminals.

Block Diagram




Truth Table

CLOCK	LATCH	ENABLE	SERIAL-IN	OUT0 --- OUT7 --- OUT15	SERIAL-OUT
Positive edge	H	L	D _n	D _n --- D _{n-7} --- D _{n-15}	D _{n-15}
Positive edge	L	L	D _{n+1}	No Change	D _{n-14}
Positive edge	H	L	D _{n+2}	D _{n+2} --- D _{n-5} --- D _{n-13}	D _{n-13}
Negative edge	X	L	D _{n+3}	D _{n+2} --- D _{n-5} --- D _{n-13}	D _{n-13}
Negative edge	X	H	D _{n+3}	Off	D _{n-13}

Note 1: OUT0~OUT15=ON when D_n=H ; OUT0~OUT15=OFF when D_n=L

In order to ensure that the level of the power supply voltage is correct, an external resistor have to connected between R-EXT and GND.

Timing diagram



Warning :

Latch circuit is leveled-latch circuit. Be careful because it is not triggered-latch circuit.

Note 2 :






The latches circuit holds data by pulling the LATCH terminal Low. And, when LATCH terminal is a High-level, latch circuit doesn't hold data, and it passes from theInput to the output. When ENABLE terminal is Low-level, output terminal OUT0~OUT15 respond to the data, and on & off does.

And, when ENABLE terminal is a High-level, it offs with the output terminal regardless of the data.

Terminal description

Pin No.	Pin Name	Function
1	GND	GND terminal for control logic
2	SERIAL-IN	Input terminal for serial data for data shift register
3	CLOCK	Input terminal for clock for data shift on rising edge
4	<u>LATCH</u>	Input terminal for data strobe When the LATCH=High-level, data is no latched. When ithe LATCH=Low-level, data is latched.
5 ~ 20	<u>OUT 0 ~ 15</u>	Constant-current output terminals
21	<u>ENABLE</u>	Input terminal for output enable. All outputs (OUT0 ~ OUT15) are turned off, when the ENABLE=High-level. And are turned on, when the ENABLE=Low-level.
22	SERIAL-OUT	Output terminal for serial data input on SERIAL-IN terminal
23	R-EXT	Input terminal used to connect an external resistor. This regulated the output current.
24	VDD	3.3V - 5V supply voltage terminal.

Equivalent circuit of inputs and output



Absolute maximum ratings

Characteristics	Symbol	Rating	Unit
Supply Voltage	V_{DD}	+6	V
Input Voltage	V_{IN}	-0.2 to $V_{DD}+0.2$	
Output Current	I_{OUT}	+90	mA/ch
Output Voltage	V_{OUT}	-0.2 to 17	V
Power Dissipation	P_{d1}	AN type : 1.25(Free air), 1.78(On PCB)	W
	P_{d2}	AF type : 0.83(Free air), 1.00(On PCB)	
Thermal Resistance	$R_{th(i-a)1}$	AN type : 104(Free air), 70(On PCB)	degree/W
	$R_{th(i-a)2}$	AF type : 140(Free air), 120(On PCB)	
Operating Temperature	T_{opr}	-40 to 85	degree
Storage Temperature	T_{stg}	-55 to 150	

Note 3: AN-type: Powers dissipation is derated by 14.28 mW/degree if device is mounted on PCB and ambient temperature is above 25 degree.

FN-type: Powers dissipation is derated by 6.67 mW/degree if device is mounted on PCB and ambient temperature is above 25 degrees.

With devide monuted on glass-epoxy PCB of less than 40% Cu and of dimensions 50mm x 50 mm x 1.6mm.

Recommended operating condition ($T_{opr} = -40\sim 85$ degree, unless otherwise noted.)

Characteristics	Symbol	Condition	Min	Typ	Max	Unit
Supply Voltage	V_{DD}	-	3	-	5.5	V
Output Voltage	$V_{OUT(On)}$	-	-	0.7	4	V
Output Current	I_{OUT}	Each DC 1 Circuit	2	-	80	mA/ch
	I_{OH}	SERIAL-OUT	-	-	-1	mA
	I_{OL}		-	-	1	
Input Voltage	V_{IH}	-	0.7 V_{DD}	-	$V_{DD}+0.15$	V
	V_{IL}		-0.15	-	0.3 V_{DD}	
Clock Frequency	f_{CLK}	Cascade Connected	-	-	20	MHz
LATCH Pulse Width	$t_{w LATCH}$		50	-	-	ns
CLOCK Pulse Width	$t_{w CLOCK}$		25	-	-	
ENABLE Pulse Width When the pulse of the Low level is inputted to the ENABLE terminal held in the H level.	$t_{w ENABLE}$	Upper $I_{OUT}=20mA$	2000	-	-	
		Lower $I_{OUT}=20 mA$	3000	-	-	
Setup Time for CLOCK Terminal	t_{SETUP1}	-	10	-	-	
			10	-	-	
Hold Time for CLOCK Terminal	t_{HOLD}		50	-	-	
Setup Time for /LATCH Terminal	t_{SETUP2}					

Note 4: When the pulse of the "L" level is inputted to the ENABLE terminal held in the "H" level.

Electrical characteristics (V_{DD}=3V to 5.5V, T_{opr}=25degree unless otherwise noted.)

Characteristics	Symbol	Condition	Min	Typ	Max	Unit	
Supply voltage	V _{DD}	Normal operation	3.0	-	5.5	V	
Output current	I _{OUT1}	V _{OUT} =0.4V, V _{DD} =3.3V	R _{EXT} =	31.96	36.20	40.54	mA
	I _{OUT2}	V _{OUT} =0.4V, V _{DD} =5V	490 ohm	31.59	35.90	40.20	
	I _{OUT3}	V _{OUT} =0.7V, V _{DD} =3.3V	R _{EXT} =	63.63	72.30	80.97	
	I _{OUT4}	V _{OUT} =0.7V, V _{DD} =5V	250 ohm	62.75	71.30	79.95	
Output current error between bits	d _{IOUT1}	V _{OUT} =0.4V, R _{EXT} =490 ohm	All output ON	-	+/-1	+/-4	%
	d _{IOUT2}	V _{OUT} =0.4V, R _{EXT} =250 ohm					
Output leakage Current Input voltage	I _{OZ}	V _{OUT} =15V	-	-	1	μA	
Input voltage	V _{IN}	-	0.7V _{DD}	-	V _{DD}	V	
		-	GND	-	0.3V _{DD}		
SOUT terminal Voltage	V _{OL}	I _{OL} =+1 mA, V _{dd} =3.3V	-	-	0.3	V	
		I _{OL} =+1 mA, V _{dd} =5V	-	-	0.3		
	V _{OH}	I _{OH} =-1 mA, V _{dd} =3.3V	3	-	-		
		I _{OH} =+1 mA, V _{dd} =5V	4.7	-	-		
Output current supply voltage regulation	%/V _{DD}	When V _{DD} is changed 3V to 5.5V	-	-1	-5	%/V	
Pull up resistor	R _(UP)	ENABLE terminal	115	230	460		
Pull down resistor	R _(DOWN)	LATCH terminal					
Supply current	I _{DD(OFF)1}	R _{EXT} =Open, V _{OUT} =15V		-	0.1	0.5	Ohm
	I _{DD(OFF)2}	R _{EXT} =490ohm	All output OFF, V _{OUT} =15V	1	3.5	5	
	I _{DD(OFF)3}	R _{EXT} =250ohm		4	6	9	
	I _{DD(ON)1}	R _{EXT} =490ohm	All output ON, V _{OUT} =0.7V	-	9	15	
		T _a = -40degree, Same as the avobe.		-	-	20	
	I _{DD(ON)2}	R _{EXT} =250ohm	All output ON, V _{OUT} =0.7V	-	18	25	
T _a = -40 degree, Same as the avobe.		-		-	40		

Switching characteristics (Topr=25degree, unless otherwise noted)

Characteristics	Symbol	Condition	Min	Typ	Max	Unit
Propagation delay	t_{pLH1}	CLK-OUTn, LATCH="H", ENABLE="L"	-	150	300	ns
	t_{pLH2}	LATCH-OUTn, ENABLE="L"	-	140	300	
	t_{pLH3}	ENABLE-OUTn, LATCH="H"	-	140	300	
	t_{pLH}	CLK-SERIALOUT	3	6	-	
	t_{pHL1}	CLK-OUTn, LATCH="H", ENABLE="L"	-	170	340	
	t_{pHL2}	LATCH-OUTn, ENABLE="L"	-	170	340	
	t_{pHL3}	ENABLE-OUTn, LATCH="H"	-	170	340	
	t_{pLH}	CLK-SERIAL-OUT	4	7	-	
Output rise time	t_{or}	Voltage waveform 10%~90%	40	85	150	us
Output fall time	t_{of}	Voltage waveform 90%~10%	40	70	150	
Maximum CLK rise time	t_r	When not on PCB	-	-	5	
Maximum CLK fall time	t_f		-	-	5	


Condition : (Refer to test circuit)

Topr=25 degree, $V_{DD}=V_{IH}=3.3V$ and $5V$, $V_{OUT}=0.7V$, $V_{IL}=0V$, $R_{EXT}=490ohms$, $V_L=3.0V$, $R_L=60ohms$, $C_L=10.5pF$

Note 5 :


If the device is connected in a cascade and t_r/t_f for the waveform is large, it may not be possible to achieve the timing required for data transfer. Please consider the timings carefully.

Test circuit




Timing Waveform


1. CLOCK ,SERIAL-IN, SERIAL-OUT








2. CLOCK, SERIAL-IN, LATCH, ENABLE, OUTn



3. OUTn




Output current vs duty (LEDs turn on rate)




Application circuit (example 1) : The general composition in static lighting of LED.

- More than $V_{LED}(V) \geq V_f(\text{total max.}) + 0.7$ is recommended with the following application circuit with the LED power supply V_{LED} .
- r1: The setup resistance for the setup of output current of every IC.
- r2: The variable resistance for the brightness control of every LED module.



Application circuit (example 2) : When the condition of VLED is $VLED > 17V$.

The unnecessary voltage is one effective technique as to making the voltage descend with the zenor diode.



Application circuit (example 3) : When the condition of $V_{LED} = V_f + 0.7 < V_{LED} < 17V$.


$V_{OUT} = V_{LED} - V_f = 0.7 \sim 1.0V$ is the most suitable for V_{OUT} .

Surplus V_{OUT} causes an IC fever and the useless consumption electric power.

It is the one way of being effective to build in the $r3$ in this problem.

$r3$ can make a calculation to the formula $r3 \text{ (ohms)} = \text{surplus } V_{OUT} / I_{OUT}$.

Though the resistance parts increase, the fixed constant current performance is kept.



Note:

Operating is likely to become unstable due to the electromagnetic guidance of wiring and so on.

Recommend that it adjoins it and it is arranged so far as device and LED are possible.

Damage by the over-voltage is likely to be suffered in LED and the output by over-voltage's occurring due to the inductance between LEDs from the output terminal.

There is only one GND terminal in this device. When the inductance of the GND line, resistance element, and so on are big, it is likely to operate

faultily by the GND noise when output switchings by the circuit board pattern and wiring.

And, it is necessary for the REXT terminal to connect it in the GND line which became stable through the resistor.

Vibration is likely to occur for the output wave form when GND was unstable and capacity (beyond 50pF) was added.

Therefore, be fully careful of the circuit board pattern layout and wiring from the controller.

This application circuit is a reference example, and it doesn't assure operating in all the conditions.

Be sure to carry out operating confirmation.


This device doesn't build in the protection circuit of over-voltage, over-current and over-temperature.


Carry it out on the control side when protection is necessary.

Device is likely to destroy it when it short-circuits between the output terminals to each power supply.

Be fully careful of output terminal, each power supply (VDD, VLED) and the design of the GND line.

Package dimension P-SSOP24-150-0.635





The information contained herein is subject to change without notice.

The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of TOSHIBA or others.

TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property.

In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.

The products described in the document may include products subject to foreign exchange and foreign trade control laws.

(C) 2000-2002 TOSHIBA CORPORATION
ALL RIGHT Reserved