

ICS85222-02

1-TO-2 LVCMOS / LVTTL-TO-DIFFERENTIAL HSTL TRANSLATOR

## GENERAL DESCRIPTION




The ICS85222-02 is a 1-to-2 LVCMOS / LVTTL-to-Differential HSTL translator and a member of the HiPerClocks<sup>™</sup>family of High Performance Clock Solutions from ICS. The ICS85222-02 has one single ended clock input. The single ended

clock input accepts LVCMOS or LVTTL input levels and translates them to HSTL levels. The small outline 8-pin SOIC package makes this device ideal for applications where space, high performance and low power are important.


### **F**EATURES

- Two differential HSTL outputs
- One LVCMOS/LVTTL clock input
- CLK input can accept the following input levels: LVCMOS or LVTTL
- Maximum output frequency: 350MHz
- Part-to-part skew: TBD
- Propagation delay: 1ns (typical)
- V<sub>OH</sub>: 1.4V (maximum)
- Full 3.3V operating supply voltage
- 0°C to 70°C ambient operating temperature
- Industrial temperature information available upon request
- Available in both standard and lead-free RoHS compliant packages

## BLOCK DIAGRAM



## PIN ASSIGNMENT



#### ICS85222-02

**8-Lead SOIC**3.90mm x 4.92mm x 1.37mm body package **M Package**Top View

The Preliminary Information presented herein represents a product in prototyping or pre-production. The noted characteristics are based on initial product characterization. Integrated Circuit Systems, Incorporated (ICS) reserves the right to change any circuitry or specifications without notice.



ICS85222-02

1-TO-2 LVCMOS / LVTTL-TO-DIFFERENTIAL HSTL TRANSLATOR

#### TABLE 1. PIN DESCRIPTIONS

Number	Name	Туре		Description
1, 2	Q0, nQ0	Output		Differential output pair. HSTL interface levels.
3, 4	Q1, nQ1	Output		Differential output pair. HSTL interface levels.
5	GND	Power		Power supply ground.
6	CLK	Input	Pullup	LVCMOS / LVTTL clock input.
7	nc	Unused		No connect.
8	V <sub>DD</sub>	Power		Positive supply pin.

NOTE: Pullup refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.

NOTE: Unused output pairs must be terminated.

#### TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance			4		pF
R <sub>PULLUP</sub>	Input Pullup Resistor			51		kΩ



# ICS85222-02

# 1-TO-2 LVCMOS / LVTTL-TO-DIFFERENTIAL HSTL TRANSLATOR

#### ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V<sub>DD</sub> 4.6V

Inputs,  $V_{DD} + 0.5V$ 

Outputs, I<sub>o</sub>

Continuous Current 50mA Surge Current 100mA

Package Thermal Impedance,  $\theta_{JA}$  112.7°C/W (0 Ifpm)

Storage Temperature, T<sub>STG</sub> -65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 3A. Power Supply DC Characteristics,  $V_{DD} = 3.3V \pm 5\%$ , TA = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>DD</sub>	Positive Supply Voltage		3.135	3.3	3.465	V
I <sub>DD</sub>	Power Supply Current			90		mA

### Table 3B. LVCMOS / LVTTL DC Characteristics, $V_{DD} = 3.3V \pm 5\%$ , Ta = 0°C to 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V <sub>IH</sub>	Input High Voltage			2		V <sub>DD</sub> + 0.3	V
V <sub>IL</sub>	Input Low Voltage			-0.3		0.8	V
I <sub>IH</sub>	Input High Current	CLK	$V_{DD} = V_{IN} = 3.465V$			5	μΑ
I	Input Low Current	CLK	$V_{DD} = 3.465, V_{IN} = 0V$	-150			μΑ

## Table 3C. HSTL DC Characteristics, $V_{DD} = 3.3V \pm 5\%$ , Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>OH</sub>	Output High Voltage; NOTE 1		1		1.4	V
V <sub>OL</sub>	Output Low Voltage; NOTE 1		0		0.4	V
V <sub>SWING</sub>	Peak-to-Peak Output Voltage Swing		0.6		1.4	V

NOTE 1: Outputs terminated with  $50\Omega$  to GND.

### Table 4. AC Characteristics, $V_{DD} = 3.3V \pm 5\%$ , Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>MAX</sub>	Output Frequency				350	MHz
t <sub>PD</sub>	Propagation Delay; NOTE 1			1.0		ns
tsk(pp)	Part-to-Part Skew; NOTE 2, 3			TBD		ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time	20% to 80%		375		ps
odc	Output Duty Cycle			50		%

NOTE 1: Measured from  $V_{\rm DD}/2$  of the input to the differential output crossing point.

NOTE 2: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.


NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.




# ICS85222-02

1-TO-2 LVCMOS / LVTTL-TO-DIFFERENTIAL HSTL TRANSLATOR


# PARAMETER MEASUREMENT INFORMATION






#### 3.3V Core/3.3V OUTPUT LOAD AC TEST CIRCUIT


#### PART-TO-PART SKEW





#### PROPAGATION DELAY

#### OUTPUT RISE/FALL TIME



### OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD



ICS85222-02 1-TO-2 LVCMOS / LVTTL-TO-DIFFERENTIAL HSTL TRANSLATOR

# **APPLICATION INFORMATION**

## RECOMMENDATIONS FOR UNUSED OUTPUT PINS

#### **O**UTPUTS:

HSTL OUTPUT

All unused HSTL outputs can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.



ICS85222-02

1-TO-2 LVCMOS / LVTTL-TO-DIFFERENTIAL HSTL TRANSLATOR

## Power Considerations

This section provides information on power dissipation and junction temperature for the ICS85222-02. Equations and example calculations are also provided.

#### 1. Power Dissipation.

The total power dissipation for the ICS85222-02 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for  $V_{DD} = 3.3V + 5\% = 3.465V$ , which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)<sub>MAX</sub> =  $V_{DD MAX} * I_{DD MAX} = 3.465V * 90mA = 311.85mW$
- Power (outputs)<sub>MAX</sub> = 73.8mW/Loaded Output pair
   If all outputs are loaded, the total power is 2 \* 73.8mW = 147.6mW

Total Power  $_{MAX}$  (3.465V, with all outputs switching) = 121.3mW + 147.6mW = 459.5mW

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS $^{TM}$  devices is 125 $^{\circ}$ C.

The equation for Tj is as follows: Tj =  $\theta_{IA}$  \* Pd\_total + T<sub>A</sub>

Tj = Junction Temperature

 $\theta_{IA}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total device power dissipation (example calculation is in Section 1 above)

 $T_A = Ambient Temperature$ 

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{\rm JA}$  must be used. Assuming a moderate air flow of 200 linear feet per minute and a multi-layer board, the appropriate value is 103.3°C/W per Table 5 below. Therefore, Tj for an ambient temperature of 70°C with all outputs switching is:

 $70^{\circ}\text{C} + 0.460\text{W} * 103.3^{\circ}\text{C/W} = 117.5^{\circ}\text{C}$ . This is below the limit of  $125^{\circ}\text{C}$ .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

### Table 5. Thermal Resistance $\theta_{\text{JA}}$ for 8-Pin SOIC, Forced Convection

# $\boldsymbol{\theta}_{_{JA}}$ by Velocity (Linear Feet per Minute)

0200500Single-Layer PCB, JEDEC Standard Test Boards153.3°C/W128.5°C/W115.5°C/WMulti-Layer PCB, JEDEC Standard Test Boards112.7°C/W103.3°C/W97.1°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.




ICS85222-02 1-to-2 LVCMOS / LVTTL-to-DIFFERENTIAL HSTL TRANSLATOR

#### 3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load.

HSTL output driver circuit and termination are shown in Figure 1.



To calculate worst case power dissipation into the load, use the following equations which assume a  $50\Omega$  load.

Pd\_H is power dissipation when the output drives high.

Pd\_L is the power dissipation when the output drives low.

$$\begin{split} & Pd\_H = (V_{OH\_MIN}/R_L) * (V_{DD\_MAX} - V_{OH\_MIN}) \\ & Pd\_L = (V_{OL\_MAX}/R_L) * (V_{DD\_MAX} - V_{OL\_MAX}) \end{split}$$

$$Pd_H = (1V/50\Omega) * (3.465V - 1V) = 49.3mW$$
  
 $Pd_L = (0.4V/50\Omega) * (3.465V - 0.4V) = 24.52mW$ 

Total Power Dissipation per output pair = Pd\_H + Pd\_L = 73.8mW



ICS85222-02

1-TO-2 LVCMOS / LVTTL-TO-DIFFERENTIAL HSTL TRANSLATOR

# **RELIABILITY INFORMATION**

Table 6.  $\theta_{\text{JA}}$ vs. Air Flow Table 8 Lead SOIC

## $\theta_{AA}$ by Velocity (Linear Feet per Minute)

O200500Single-Layer PCB, JEDEC Standard Test Boards153.3°C/W128.5°C/W115.5°C/WMulti-Layer PCB, JEDEC Standard Test Boards112.7°C/W103.3°C/W97.1°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

#### **TRANSISTOR COUNT**

The transistor count for ICS85222-02 is: 411

ICS85222-02

1-TO-2 LVCMOS / LVTTL-TO-DIFFERENTIAL HSTL TRANSLATOR

PACKAGE OUTLINE - M SUFFIX FOR 8 LEAD SOIC




TABLE 7. PACKAGE DIMENSIONS

SYMBOL	Millin	neters
STWBOL	MINIMUM	MAXIMUM
N		8
А	1.35	1.75
A1	0.10	0.25
В	0.33 0.51	
С	0.19	0.25
D	4.80	5.00
Е	3.80	4.00
е	1.27 (	BASIC
Н	5.80	6.20
h	0.25	0.50
L	0.40	1.27
α	0°	8°

Reference Document: JEDEC Publication 95, MS-012



1-TO-2 LVCMOS / LVTTL-TO-DIFFERENTIAL HSTL TRANSLATOR

#### **TABLE 8. ORDERING INFORMATION**

Part/Order Number	mber Marking Package		Shipping Package	Temperature
ICS85222AM-02	85222A02	8 Lead SOIC	tube	0°C to 70°C
ICS85222AM-02T	85222A02	8 Lead SOIC	2500 tape & reel	0°C to 70°C
ICS85222AM-02LF	TBD	8 Lead "Lead-Free" SOIC	tube	0°C to 70°C
ICS85222AM-02LFT	TBD	8 Lead "Lead-Free" SOIC	2500 tape & reel	0°C to 70°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

The aforementioned trademark, HiPerClockS is a trademark of Integrated Circuit Systems, Inc. or its subsidiaries in the United States and/or other countries.

While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments.