



TSM55N03

N-Channel Enhancement Mode MOSFET

Preliminary

TO-252



Pin assignment:

1. Gate
2. Drain
3. Source

V_{DS} = 25V

I_D = 55A


R_{DS(on)}, V_{GS} @ 10V, I_{DS} @ 30A = 6mΩ

R_{DS(on)}, V_{GS} @ 4.5V, I_{DS} @ 30A = 9mΩ

Features

- ◊ Advanced trench process technology
- ◊ High Density Cell Design for Ultra Low On-Resistance
- ◊ Improved Shoot-Through FOM
- ◊ Fully Characterized Avalanche Voltage and Current
- ◊ Specially Designed for DC/DC Converters and Motor Drivers

Block Diagram



Ordering Information

Part No.	Packing	Package
TSM55N03CP	Tape & Reel	TO-252

Absolute Maximum Rating ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V _{DS}	25	V
Gate-Source Voltage	V _{GS}	±20	V
Continuous Drain Current	I _D	55	A
Pulsed Drain Current	I _{DM}	350	
Maximum Power Dissipation	T _A = 25 °C T _A = 75 °C	P _D	70
			42
Operating Junction Temperature	T _J	+150	°C
Operating Junction and Storage Temperature Range	T _J , T _{STG}	- 55 to +150	°C
Single Pulse Drain to Source Avalanche Energy (V _{DD} = 100V, V _{GS} =10V, I _{AS} =2A, L=10mH, R _G =25Ω)	E _{AS}	300	mJ

Thermal Performance

Parameter	Symbol	Limit	Unit
Lead Temperature (1/8" from case)	T _L	10	S
Junction-to-case Thermal Resistance	R _{θjc}	1.8	°C/W
Junction to Ambient Thermal Resistance (PCB mounted)	R _{θja}	40	

Note: 1. Maximum DC current limited by the package

2. 1-in² 2oz Cu PCB board


Electrical Characteristics

$T_J = 25^\circ\text{C}$, unless otherwise noted


Parameter	Conditions	Symbol	Min	Typ	Max	Unit
Static						
Drain-Source Breakdown Voltage	$V_{GS} = 0\text{V}$, $I_D = 250\mu\text{A}$	BV_{DSS}	30	--	--	V
Drain-Source On-State Resistance	$V_{GS} = 4.5\text{V}$, $I_D = 30\text{A}$	$R_{DS(ON)}$	--	7.5	9.0	$\text{m}\Omega$
Drain-Source On-State Resistance	$V_{GS} = 10\text{V}$, $I_D = 30\text{A}$	$R_{DS(ON)}$	--	4.5	6.0	$\text{m}\Omega$
Gate Threshold Voltage	$V_{DS} = V_{GS}$, $I_D = 250\mu\text{A}$	$V_{GS(TH)}$	1.0	1.6	3.0	V
Zero Gate Voltage Drain Current	$V_{DS} = 25\text{V}$, $V_{GS} = 0\text{V}$	I_{DSS}	--	--	1.0	μA
Gate Body Leakage	$V_{GS} = \pm 20\text{V}$, $V_{DS} = 0\text{V}$	I_{GSS}	--	--	± 100	nA
Gate Resistance		R_g	--	--	--	
Forward Transconductance	$V_{DS} = 15\text{V}$, $I_D = 15\text{A}$	g_{fs}	--	--	--	S
Dynamic						
Total Gate Charge	$V_{DS} = 15\text{V}$, $I_D = 25\text{A}$, $V_{GS} = 10\text{V}$	Q_g	--	26	--	nC
Gate-Source Charge		Q_{gs}	--	6.0	--	
Gate-Drain Charge		Q_{gd}	--	5.0	--	
Turn-On Delay Time	$V_{DD} = 15\text{V}$, $R_L = 15\Omega$, $I_D = 1\text{A}$, $V_{GEN} = 10\text{V}$, $R_G = 6\Omega$	$t_{d(on)}$	--	17	--	nS
Turn-On Rise Time		t_r	--	3.5	--	
Turn-Off Delay Time		$t_{d(off)}$	--	40	--	
Turn-Off Fall Time		t_f	--	6.0	--	
Input Capacitance	$V_{DS} = 15\text{V}$, $V_{GS} = 0\text{V}$, $f = 1.0\text{MHz}$	C_{iss}	--	2134	--	pF
Output Capacitance		C_{oss}	--	343	--	
Reverse Transfer Capacitance		C_{rss}	--	134	--	
Source-Drain Diode						
Max. Diode Forward Current		I_S	--	--	20	A
Diode Forward Voltage	$I_S = 20\text{A}$, $V_{GS} = 0\text{V}$	V_{SD}	--	0.85	1.3	V

Note: 1. pulse test: pulse width $\leq 300\mu\text{s}$, duty cycle $\leq 2\%$

2. Negligible, Dominated by circuit inductance.




Switching Test Circuit



Switchin Waveforms

TO-252 Mechanical Drawing



TO-252 DIMENSION				
DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	6.570	6.840	0.259	0.269
B	9.250	10.400	0.364	0.409
C	0.550	0.700	0.022	0.028
D	2.560	2.670	0.101	0.105
E	2.300	2.390	0.090	0.094
F	0.490	0.570	0.019	0.022
G	1.460	1.580	0.057	0.062
H	0.520	0.570	0.020	0.022
I	5.340	5.550	0.210	0.219
J	1.460	1.640	0.057	0.065