



# USBUF01P6

IPAD™

## EMI FILTER AND LINE TERMINATION FOR USB UPSTREAM PORTS

### APPLICATIONS

EMI Filter and line termination for USB upstream ports on:

- USB Hubs
- PC peripherals

### FEATURES

- Monolithic device with recommended line termination for USB upstream ports
- Integrated  $R_t$  series termination and  $C_t$  bypassing capacitors.
- Integrated ESD protection
- Small package size


### DESCRIPTION

The USB specification requires upstream ports to be terminated with pull-up resistors from the D+ and D- lines to Vbus. On the implementation of USB systems, the radiated and conducted EMI should be kept within the required levels as stated by the FCC regulations. In addition to the requirements of termination and EMC compatibility, the computing devices are required to be tested for ESD susceptibility.


The USBUF01P6 provides the recommended line termination while implementing a low pass filter to limit EMI levels and providing ESD protection which exceeds IEC61000-4-2 level 4 standard. The device is packaged in a SOT-666 which is the smallest available lead frame package (45% smaller than the standard SOT323).

### BENEFITS

- EMI / RFI noise suppression
- Required line termination for USB upstream ports
- ESD protection exceeding IEC61000-4-2 level 4
- High flexibility in the design of high density boards
- Tailored to meet USB 2.0 standard (low speed and high speed data transmission)



### FUNCTIONAL DIAGRAM



### COMPLIES WITH THE FOLLOWING STANDARDS:

- IEC61000-4-2 level4:
  - 15kV (air discharge)
  - 8kV (contact discharge)
- MIL STD 883E-Method 3015-7:
  - Class 3  $C = 100 \text{ pF}$   $R = 1500 \Omega$
  - 3 positive strikes and 3 negative strikes ( $F = 1 \text{ Hz}$ )

### Order Codes

Part Number	Marking
USBUF01P6	U


## USBUF01P6

### ABSOLUTE MAXIMUM RATING ( $T_{amb} = 25^{\circ}\text{C}$ )

Symbol	Parameter		Value	Unit
$V_{PP}$	ESD discharge	IEC61000-4-2 air discharge IEC61000-4-2 contact discharge MIL STD 883E - Method 3015-7	$\pm 16$ $\pm 9$ $\pm 25$	kV
$T_j$	Junction temperature		150	$^{\circ}\text{C}$
$T_{stg}$	Storage temperature range		-55 to +150	$^{\circ}\text{C}$
$T_L$	Maximum lead temperature for soldering during 10 s at 5mm for case		260	$^{\circ}\text{C}$
$T_{op}$	Operating temperature range		-40 to + 85	$^{\circ}\text{C}$

### ELECTRICAL CHARACTERISTICS ( $T_{amb} = 25^{\circ}\text{C}$ )


Symbol	Parameter
$V_{RM}$	Stand-off voltage
$V_{BR}$	Breakdown voltage
$V_{CL}$	Clamping voltage
$I_{RM}$	Leakage current
$I_{PP}$	Peak pulse current
$\alpha T$	Voltage temperature coefficient
$V_F$	Forward voltage drop
$R_d$	Dynamic resistance



Symbol	Test conditions	Min.	Typ.	Max.	Unit
$V_{BR}$	$I_R = 1 \text{ mA}$	6		10	V
$I_{RM}$	$V_{RM} = 3.3\text{V per line}$			500	nA
$R_t$	Tolerance $\pm 10\%$		33		W
$R_p$	Tolerance $\pm 10\%$		1.5		kW
$C_t$	Tolerance $\pm 20\%$		47		pF


TECHNICAL INFORMATION

Fig. A1: USB Standard requirements.



APPLICATION EXAMPLE

Fig. A2: Implementation of ST' solutions for USB ports.



## EMI FILTERING

Current FCC regulations requires that class B computing devices meet specified maximum levels for both radiated and conducted EMI.

- Radiated EMI covers the frequency range from 30MHz to 1GHz.
- Conducted EMI covers the 450kHz to 30MHz range.

For the types of devices utilizing the USB, the most difficult test to pass is usually the radiated EMI test. For this reason the USBUF01P6 device is aiming to minimize radiated EMI.

The differential signal (D+ and D-) of the USB does not contribute significantly to radiated or conducted EMI because the magnetic field of both conductors cancels each other.

The inside of the PC environment is very noisy and designers must minimize noise coupling from the different sources. D+ and D- must not be routed near high speed lines (clocks spikes).


Induced common mode noise can be minimized by running pairs of USB signals parallel to each other and running grounded guard trace on each side of the signal pair from the USB controller to the USBUF device. If possible, locate the USBUF device physically near the USB connectors. Distance between the USB controller and the USB connector must be minimized.

The 47pF ( $C_t$ ) capacitors are used to bypass high frequency energy to ground and for edge control, and are placed between the driver chip and the series termination resistors ( $R_t$ ). Both  $C_t$  and  $R_t$  should be placed as close to the driver chip as is practicable.


The USBUF01P6 ensures a filtering protection against ElectroMagnetic and RadioFrequency Interferences thanks to its low-pass filter structure. This filter is characterized by the following parameters:

- cut-off frequency
- Insertion loss
- high frequency rejection.

**Fig. A3:** USBUF01P6 typical attenuation curve.



**Fig. A4:** Measurement configuration.



## ESD PROTECTION

In addition to the requirements of termination and EMC compatibility, computing devices are required to be tested for ESD susceptibility. This test is described in the IEC 61000-4-2 and is already in place in Europe. This test requires that a device tolerates ESD events and remains operational without user intervention.

The USBUF01P6 is particularly optimized to perform ESD protection. ESD protection is based on the use of device which clamps at:

$$V_{CL} = V_{BR} + R_d \cdot I_{PP}$$

This protection function is splitted in 2 stages. As shown in *figure A5*, the ESD strikes are clamped by the first stage S1 and then its remaining overvoltage is applied to the second stage through the resistor  $R_t$ . Such a configuration makes the output voltage very low at the output.

Fig. A5: USBUF01P6 ESD clamping behavior.





Fig. A6: Measurement board.



To have a good approximation of the remaining voltages at both Vin and Vout stages, we give the typical dynamical resistance value  $R_d$ . By taking into account these following hypothesis :  $R_t > R_d$ ,  $R_g > R_d$  and  $R_{load} > R_d$ , it gives these formulas:

$$V_{input} = \frac{R_g \cdot V_{BR} + R_d \cdot V_g}{R_g}$$

$$V_{output} = \frac{R_t \cdot V_{BR} + R_d \cdot V_{input}}{R_t}$$

The results of the calculation done for  $V_g=8kV$ ,  $R_g=330\Omega$  (IEC61000-4-2 standard),  $V_{BR}=7V$  (typ.) and  $R_d = 2\Omega$  (typ.) give:

$$V_{input} = 55.48 \text{ V}$$

$$V_{output} = 10.36 \text{ V}$$


This confirms the very low remaining voltage across the device to be protected. It is also important to note that in this approximation the parasitic inductance effect was not taken into account. This could be few tenths of volts during few ns at the Vin side. This parasitic effect is not present at the Voutput side due the low current involved after the resistance  $R_t$ .

The measurements done hereafter show very clearly (fig. A7) the high efficiency of the ESD protection :

- no influence of the parasitic inductances on Voutput stage
- Voutput clamping voltage very close to  $V_{BR}$  (breakdown voltage) in the positive way and  $-V_F$  (forward voltage) in the negative way

## USBUF01P6

**Fig. A7:** Remaining voltage at both stages S1 (Vinput) and S2 (Voutput) during ESD surge.



Please note that the USBUF01P6 is not only acting for positive ESD surges but also for negative ones. For these kinds of disturbances it clamps close to ground voltage as shown in *fig. A7b*.

### ORDERING INFORMATION


Part Number	Marking	Package	Weight	Base qty	Delivery mode
USBUF01P6	U	SOT-666IP	2.9 mg	3000	Tape & reel

### REVISION HISTORY


**Table 1:** Revision history

Date	Revision	Description of Changes
September-2003	1	First issue
01-Juin-2004	2	SOT-666 Internal Pad version package change

**PACKAGE MECHANICAL DATA**  
SOT-666IP (internal Pad)



**FOOT PRINT DIMENSIONS (in millimeters)**



**MECHANICAL SPECIFICATIONS**

Lead plating	Tin-lead
Lead plating thickness	5µm min 25µm max
Lead material	Sn / Pb (70% to 90%Sn)
Lead coplanarity	10µm max
Body material	Molded epoxy
Flammability	UL94V-0

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics.  
All other names are the property of their respective owners

© 2004 STMicroelectronics - All rights reserved

**STMicroelectronics GROUP OF COMPANIES**

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States

[www.st.com](http://www.st.com)