


V23806-A8-C1

Multimode 1300 nm LED Fast Ethernet/FDDI/ATM 10 dB 155 MBd 1x9 Transceiver





FEATURES

- Compliant with Fast Ethernet, FDDI, Fibre Channel, ATM/SONET/SDH standards
- Compact integrated transceiver unit with duplex SC receptacle
- Single power supply with +5.0 V±10%
- PECL differential inputs and outputs
- System optimized for 62.5/50 μm graded index fiber
- Industry standard multisource footprint
- Wave solderable and washable with process plug inserted
- Testboard available
- UL-94 certified
- ESD Class 2 per MIL-STD 883 Method 3015
- Compliant with FCC (Class B) and EN 55022
- For distances of up to 2 km

APPLICATIONS

- ATM switches/bridges/routers
- Fast Ethernet, FDDI
- High speed computer links
- Local area networks
- Switching systems

Absolute Maximum Ratings

Exceeding any one of these values may destroy the device immediately.

Supply Voltage (V _{CC} -V _{FF})C).5 V to 7 V
Data Input Levels (PECL) (VIN)	V _{EE} –V _{CC}
Differential Data Input Voltage	3 V
Operating Ambient Temperature (T _{AMB})0	°C to 70°C
Storage Ambient Temperature	°C to 85°C
Soldering Conditions, Temp/Time (T _{SOLD} /t _{SOLD})	
(MIL-STD 883C, Method 2003) 2	50°C/5.5 s
Output Current (I _O)	50 mA

DESCRIPTION

This data sheet describes the Infineon Fast Ethernet/FDDI/ATM transceiver—part of Infineon Multistandard Transceiver Family. It is fully compliant with the Asynchronous Transfer Mode (ATM) OC-3 standard, the Fiber Distributed Data Interface (FDDI) Low Cost Fiber Physical Layer Medium Dependent (LCF-PMD) draft standard⁽¹⁾, and the FDDI PMD standard⁽²⁾.

ATM was developed because of the need for multimedia applications, including real time transmission.

The data rate is scalable and the ATM protocol is the basis of the broadband public networks being standardized in the International Telegraph and Telephone Consultative Committee (CCITT). ATM can also be used in local private applications.

FDDI is a Dual Token Ring standard developed in the U.S. by the Accredited National Standards Committee (ANSC) X3T9, within the Technical Committee X3T9.5. It is applied to the local area networks of stations, transferring data at 100 Mbits/s with a 125 MBaud transmission rate. LCF FDDI is specially developed for short distance applications of up to 500 m (fiber-to-the-desk) as compared to 2 km for backbone applications.

Fast Ethernet was developed because of the higher bandwidth requirement in local area networking. It is based on the proven effectiveness of millions of installed Ethernet systems.

The Infineon multimode transceiver is a single unit comprised of a transmitter, a receiver, and an SC receptacle. This design frees the customer from many alignment and PC board layout concerns. The modules are designed for low cost applications.

TECHNICAL DATA

The electro-optical characteristics described in the following tables are valid only for use under the recommended operating conditions.

Recommended Operating Conditions

Parameter	Symbol	Min.	Тур.	Max.	Units
Ambient Temperature	T _{AMB}	0		70	°C
Power Supply Voltage	$V_{CC-}V_{EE}$	4.75	5.0	5.25	V
Supply Current +5 V ⁽¹⁾	ICC	140	170	210	mA
Transmitter					
Data Input High Voltage	V _{IH} -V _{CC}	-1165		-880	mV
Data Input Low Voltage	V _{IL} -V _{CC}	-1810		-1475	mV
Input Data Rise/Fall, 20%–80%	t _R , t _F	0.4		1.3	ns
Data High Time ⁽²⁾	t _{on}			1000	
Receiver					
Output Current	I _O			25	mA
Input Duty Cycle Distortion	^t DCD			1.0	ns
Input Data Dependent Jitter	t _{DDj}				
Input Random Jitter	t _{RJ}			0.76	
Input Center Wavelength	IC	1260		1380	nm
Electrical Output Load ⁽³⁾	RL		50		W

Notes

- 1. For V_{CC}–V_{EE} (min., max.). 50% duty cycle. The supply current (I_{CC2}+I_{CC3}) does not include the load drive current (Icc1). Add max. 45 mA for the three outputs. Load is 50 Ω into V_{CC} –2V.
- To maintain good LED reliability, the device should not be held in the ON state for more than the specified time. Normal operation should be done with 50% duty cycle.
- 3. To achieve proper PECL output levels the 50 Ω termination should be done to V_{CC} –2 V. For correct termination see the application notes.

Transmitter Electro-Optical Characteristics

Transmitter	Symbol	Min.	Тур.	Max.	Units
Data Rate	DR			200	MBd
Launched Power (Average) into 62.5 µm Fiber ^(1, 2)	P _O	-20	-17	-14	dBm
Center Wavelength ^(2, 3)	λ_{C}	1270		1360	nm
Spectral Width (FWHM) ^(2, 4)	DI			200	
Output Rise/Fall Time, 10%–90% ^(2, 5)	t _R , t _F	0.6		2.5	ns
Extinction Ratio (Dynamic) ^(2, 6)	ER			10	%
Overshoot	OS			10	%
Duty Cycle Distortion ^(7, 8)	t _{DCD}			0.6	ns
Data Dependent Jitter ^(7, 9)	t _{DDJ}			0.3	
Random Jitter ^(7, 10)	t _{RJ}			0.6	

Notes

- Measured at the end of 5 meters of 62.5/125/0.275 graded index fiber using calibrated power meter and a precision test ferrule. Cladding modes are removed. Values valid for EOL and worst-case temperature.
- 2. The input data pattern is a 12.5 MHz square wave pattern.
- 3. Center wavelength is defined as the midpoint between the two 50% levels of the optical spectrum of the LED.
- 4. Spectral width (full width, half max) is defined as the difference between 50% levels of the optical spectrum of the LED.
- 10% to 90% levels. Measured using the 12.5 MHz square wave pattern with an optoelectronic measurement system (detector and oscilloscope) having 3 dB bandwidth ranging from less than 0.1 MHz to more than 750 MHz.
- 6. Extinction Ratio is defined as PL/PH x 100%. Measurement system as in Note 5.
- 7. Test method as for FDDI-PMD. Jitter values are peak-to-peak.
- Duty Cycle Distortion is defined as 0.5 [(width of wider state) minus (width of narrower state)]. It is measured with stream of Idle Symbols (62.5 MHz square wave).
- 9. Measured with the same pattern as for FDDI-PMD.
- 10. Measured with the Halt Line state (12.5 MHz square wave).

Receiver Electro-Optical Characteristics

Receiver	Symbol	Min.	Тур.	Max.	Units
Data Rate	DR	5		200	MBd
Sensitivity Average Power) ⁽¹⁾	P _{IN}		-33	-31	dBm
Saturation (Average Power) ⁽²⁾	P _{SAT}	-14	-11		
Duty Cycle Distortion ^(3, 4)	t _{DCD}			1.4	ns
Deterministic Jitter ^(4, 5)	t _{DJ}			2.2	
Random Jitter ^(4, 6)	t _{RJ}			2.3	
Signal Detect Assert Level ⁽⁷⁾	P _{SDA}	-42.5		-30	dBm
Signal Detect Deassert Level ⁽⁸⁾	P _{SDD}	-45		-31.5	
Signal Detect Hysteresis	P _{SDA} – P _{SDD}	1.5			dB
Output Low Voltage ⁽⁹⁾	V _{OL} -V _{CC}	-1810		-1620	mV
Output High Voltage ⁽⁹⁾	V _{OH} -V _{CC}	-1025		-880	
Output Data Rise/Fall Time, 20%–80%	t _R , t _F			1.3	ns
Output SD Rise/Fall Time, 20%–80%				40	

Notes

APPLICATION NOTE


 For a bit error rate (BER) of less than 1x10^{E-12} over a receiver eye opening of least 1.5 ns. Measured with a 2⁷-1 PRBS at 194 MBd.

- For a BER of less than 1x10^{E-12}. Measured in the center of the eye opening with a 2⁷-1 PRBS at 194 MBd.
- 3. Measured at an average optical power level of –20 dBm with a $62.5\ \text{MHz}$ square wave.

- 4. All jitter values are peak-to-peak. RX output jitter requirements are not considered in the ATM standard draft. In general the same requirements as for FDDI are met.
- 5. Measured at an average optical power level of -20 dBm.
- 6. Measured at -33 dBm average power.
- 7. An increase in optical power through the specified level will cause the SIGNAL detect output to switch from a Low state to a High state.
- 8. A decrease in optical power through the specified level will cause the SIGNAL detect output to switch from a High state to a Low state.
- 9. PECL compatible. Load is 50 Ω into V_{CC} –2 V. Measured under DC conditions. For dynamic measurements a tolerance of 50 mV should be added for V_{CC}=+5 V.

Pin Description

Pin Name Level/Logic Pin# Description					
Pin Nar	ne	Level/Logic	Pin#	Description	
$R_{x}V_{EE}$	Rx Ground	Power Supply	1	Negative power sup- ply, normally ground	
RD	Rx Output	PECL Output	2	Receiver output data	
RDn	Data		3	Inverted receiver out- put data	
RxSD	RX Signal Detect	PECL Output active high	4	High level on this out- put shows there is an optical signal.	
$R_{x}V_{CC}$	Rx +5 V	Power Supply	5	Positive power sup-	
T _x V _{CC}	Tx +5 V		6	ply, +5 V	
TxDn	Tx Input Data	PECL Input	7	Inverted transmitter input data	
TxD			8	Transmitter input data	
T _x V _{EE}	Tx Ground	Power Supply	9	Negative power sup- ply, normally ground	
Stud	Ground		S1/ S2	Ground connected, Mech. support	



The power supply filtering is required for good EMI performance. Use short tracks from the inductor L1/L2 to the module V_{CC} -Rx/ V_{CC} -Tx.

A GND plane under the module is recommended for good EMI and sensitivity performance as well as ground connection of studs.