

128K x 16 Static RAM

Features

- High Speed
 - -55ns and 70ns speed availability
- Low Voltage range:
 - 2.7V-3.3V
- · Ultra-low active power
 - Typical active current: 1.5 mA @ f = 1MHz
 - Typical active current: 7 mA @ f = f_{max}
- · Low standby power
- Easy memory expansion with CE and OE features
- · Automatic power-down when deselected
- · CMOS for optimum speed/power

Functional Description


The WCMA2016U4B is a high-performance CMOS static RAMs organized as 128K words by 16 bits. These devices feature advanced circuit design to provide ultra-low active current. This device is ideal for portable applications such as cellular telephones. The devices also have an automatic power-down feature that significantly reduces power consumption by 80% when addresses are not toggling. The device can also

be put into standby mode reducing power consumption by more than 99% when deselected (CE HIGH or both BLE and BHE are HIGH). The input/output pins (I/O₀ through I/O₁₅) are placed in a high-impedance state when: deselected CE HIGH), outputs are disabled (OE HIGH), both Byte High Enable and Byte Low Enable are disabled (BHE, BLE HIGH), or during a write operation (CE LOW, and WE LOW).

<u>Writing</u> to the device is <u>acc</u>omplished by taking Chip Enable (<u>CE</u>) and Write Enable (WE) inputs LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O₀ through I/O₇), is written into the location specified <u>on the</u> address pins (A₀ through A₁₆). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O₈ through I/O₁₅) is written into the location specified on the address pins (A₀ through A₁₆).

Reading_from the device is accomplished by taking Chip Enable ($\overline{\text{CE}}$) and Output Enable ($\overline{\text{OE}}$) LOW while forcing the Write Enable ($\overline{\text{WE}}$) HIGH. If Byte Low Enable ($\overline{\text{BLE}}$) is LOW, then data from the memory location specified by the address pins will appear on I/O $_0$ to I/O $_7$. If Byte High Enable ($\overline{\text{BHE}}$) is LOW, then data from memory will appear on I/O $_8$ to I/O $_{15}$. See the truth table at the back of this data sheet for a complete description of read and write modes.


The WCMA2016U4B is available in a 48-ball FBGA package.





Pin Configuration^[1, 2]





Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature-65°C to +150°C Ambient Temperature with Power Applied–55°C to +125°C

Supply Voltage to Ground Potential ... –0.5V to V_{ccmax} + 0.5V DC Voltage Applied to Outputs

in High Z State^[3]......-0.5V to V_{CC} + 0.5V DC Input Voltage^[3]-0.5V to V_{CC} + 0.5V

Product Portfolio

Output Current into Outputs (LOW)	20 mA
Static Discharge Voltage(per MIL-STD-883, Method 3015)	>2001V
Latch-Up Current	>200 mA

Operating Range

Device	Range	Ambient Temperature	V _{cc}
WCMA2016U4B	Industrial	–40°C to +85°C	2.7V to 3.3V

					Power Dissipation				(Industr	ial)	
Product	V _{CC} Range(V)		Speed	0	perating	, I _{CC} (m/	A)	Stan	ν Ι (ν νΛ)		
Froduct				$(ns) \qquad \qquad f = 1 \text{ MHz} \qquad \qquad f = f_{\text{max}} \qquad \qquad \text{Sta}$		f = 1 MHz		f = f _{max}		indby, I _{SB2} (mA)	
	V _{CC(min.)}	V _{CC(typ.)} ^[4]	V _{CC(max.)}		Typ. ^[4] Max. Typ. ^[4] Max.		Typ. ^[4]	Max.			
WCMA2016U4B	2.7	3.0	3.3	70	1.5	2	7	15	2	10	
				55							

- NC pins are not connected to the die.
 E3 (DNU) can be left as NC or Vss to ensure proper application.
 V_{IL(min.)} = -2.0V for pulse durations less than 20 ns.
 Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ.)}, T_A = 25°C.



Electrical Characteristics Over the Operating Range

				WCN	1A2016U4	4B-55	WCM	IA2016U4	1B-70	
Param- eter	Description	Test Con	ditions	Min.	Тур.[4]	Max.	Min.	Typ. ^[4]	Max.	Unit
V _{OH}	Output HIGH Voltage	$I_{OH} = -1.0 \text{ mA}$	$V_{CC} = 2.7V$	2.4			2.4			V
V _{OL}	Output LOW Voltage	I _{OL} = 2.1mA	$V_{CC} = 2.7V$			0.4			0.4	V
V _{IH}	Input HIGH Voltage			2.2		V _{CC} + 0.5V	2.2		V _{CC} + 0.5V	V
V _{IL}	Input LOW Voltage			-0.3		0.8	-0.3		0.8	V
I _{IX}	Input Leakage Cur- rent	$GND \leq V_1 \leq V_{CC}$		-1		+1	– 1		+1	μΑ
I _{OZ}	Output Leakage Cur- rent	$GND \leq V_O \leq V_CC, Output Dis-abled$		-1		+1	– 1		+1	μΑ
I _{CC}		$f = f_{MAX} = 1/t_{RC}$	$V_{CC} = 3.3V$		7	15		7	15	mA
	V _{CC} Operating Supply Current	f = 1 MHz	I _{OUT} = 0 mA CMOS Lev- els		1.5	3		1.5	3	
I _{SB1}	Automatic CE Power-Down Cur- rent— CMOS Inputs	$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$			2	10		2	10	μА
I _{SB2}	Automatic CE Power-Down Cur- rent— CMOS Inputs	$CE \ge V_{CC} - 0.2V$ $V_{IN} \ge V_{CC} - 0.2V$ f = 0, Vcc=3.3V								

Capacitance^[5]

Parameter	Description	Test Conditions	Max.	Unit
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	6	pF
C _{OUT}	Output Capacitance	$V_{CC} = V_{CC(typ.)}$	8	pF

Thermal Resistance


Description	Test Conditions	Symbol	BGA	Units
Thermal Resistance (Junction to Ambient) ^[5]	Still Air, soldered on a 4.25 x 1.125 inch, 4-layer printed circuit board	Θ_{JA}	55	°C/W
Thermal Resistance (Junction to Case) ^[5]		$\Theta_{\sf JC}$	16	°C/W

Note

5. Tested initially and after any design or process changes that may affect these parameters.



AC Test Loads and Waveforms




THÉVENIN EQUIVALENT Equivalent to:

Parameters	3.0V	Unit
R1	1.105	KOhms
R2	1.550	KOhms
R _{TH}	0.645	KOhms
V _{TH}	1.75	Volts

Data Retention Characteristics (Over the Operating Range)

Parameter	Description	Conditions	Min.	Typ. ^[4]	Max.	Unit
V_{DR}	V _{CC} for Data Retention		1.5		V _{ccmax}	V
I _{CCDR}	Data Retention Current	$\begin{split} & \frac{V_{CC}}{CE} = 1.5V \\ & CE \ge V_{CC} - 0.2V, \\ & V_{IN} \ge V_{CC} - 0.2V \text{ or } V_{IN} \le 0.2V \end{split}$		0.5	7.5	μА
t _{CDR} ^[5]	Chip Deselect to Data Retention Time		0			ns
t _R ^[6]	Operation Recovery Time		70			ns

Data Retention Waveform^[7]



- 6. Full Device AC operation requires linear V_{CC} ramp from V_{DR} to V_{CC(min.)} > 100 μs or stable at V_{CC(min.)} > 100 μs.
 7. BHE.BLE is the AND of both BHE and BLE. Chip can be deselected by either disabling the chip enable signals or by disabling both BHE and BLE.



Switching Characteristics Over the Operating Range^[8]

Read Cycle Time Address to Data Valid	Min 55	Max	Min	Max	Unit
	55				
	55				-
Address to Data Valid			70		ns
		55		70	ns
Data Hold from Address Change	10		10		ns
CE LOW to Data Valid		55		70	ns
OE LOW to Data Valid		25		35	ns
OE LOW to Low Z ^[9]	5		5		ns
OE HIGH to High Z ^[9, 11]		25		25	ns
CE LOW to Low Z ^[9]	10		10		ns
CE HIGH to High Z ^[9, 11]		25		25	ns
CE LOW to Power-Up	0		0		ns
CE HIGH to Power-Down	55			70	ns
BHE / BLE LOW to Data Valid		55		70	ns
BHE / BLE LOW to Low Z ^[9]	5		5		ns
BHE / BLE HIGH to High Z ^[9, 11]		25		25	ns
·					
Write Cycle Time	55		70		ns
CE LOW to Write End	45		60		ns
Address Set-Up to Write End	45		60		ns
Address Hold from Write End	0		0		ns
Address Set-Up to Write Start	0		0		ns
WE Pulse Width	40		50		ns
BHE / BLE Pulse Width	50		60		ns
Data Set-Up to Write End	25		30		ns
Data Hold from Write End	0		0		ns
WE LOW to High Z ^[9, 11]		20		25	ns
WE HIGH to Low Z ^[9]	5		10		ns
	CE LOW to Data Valid OE LOW to Data Valid OE LOW to Low Z ^[9] OE HIGH to High Z ^[9, 11] CE LOW to Low Z ^[9] CE HIGH to High Z ^[9, 11] CE LOW to Power-Up CE HIGH to Power-Down BHE / BLE LOW to Data Valid BHE / BLE LOW to Low Z ^[9] BHE / BLE HIGH to High Z ^[9, 11] Write Cycle Time CE LOW to Write End Address Set-Up to Write End Address Set-Up to Write Start WE Pulse Width BHE / BLE Pulse Width Data Set-Up to Write End Data Hold from Write End Data Hold from Write End	CE LOW to Data Valid OE LOW to Data Valid OE LOW to Low Z ^[9] 5 OE HIGH to High Z ^[9, 11] 10 CE LOW to Low Z ^[9] 10 CE HIGH to High Z ^[9, 11] 0 CE HIGH to Power-Up 0 CE HIGH to Power-Down 0 BHE / BLE LOW to Data Valid 0 BHE / BLE HIGH to High Z ^[9] 5 BHE / BLE HIGH to High Z ^[9, 11] 5 CE LOW to Write End 45 Address Set-Up to Write End 0 Address Hold from Write End 0 Address Set-Up to Write Start 0 WE Pulse Width 40 BHE / BLE Pulse Width 50 Data Set-Up to Write End 25 Data Hold from Write End 0 WE LOW to High Z ^[9, 11]	CE LOW to Data Valid 55 OE LOW to Data Valid 25 OE LOW to Low Z ^[9] 5 OE HIGH to High Z ^[9, 11] 25 CE LOW to Low Z ^[9] 10 CE HIGH to High Z ^[9, 11] 25 CE LOW to Power-Up 0 CE HIGH to Power-Down 55 BHE / BLE LOW to Data Valid 55 BHE / BLE LOW to Low Z ^[9] 5 BHE / BLE HIGH to High Z ^[9, 11] 25 Write Cycle Time 55 CE LOW to Write End 45 Address Set-Up to Write End 0 Address Set-Up to Write Start 0 WE Pulse Width 40 BHE / BLE Pulse Width 50 Data Hold from Write End 0 WE LOW to High Z ^[9, 11] 20	CE LOW to Data Valid 25 OE LOW to Low Z ^[9] 5 OE HIGH to High Z ^[9, 11] 25 CE LOW to Low Z ^[9] 10 CE LOW to High Z ^[9, 11] 25 CE LOW to Power-Up 0 CE HIGH to Power-Down 55 BHE / BLE LOW to Data Valid 55 BHE / BLE LOW to Low Z ^[9] 5 BHE / BLE HIGH to High Z ^[9, 11] 25 Write Cycle Time 55 CE LOW to Write End 45 Address Set-Up to Write End 45 Address Set-Up to Write Start 0 WE Pulse Width 50 BHE / BLE Pulse Width 50 BHE / BLE Pulse Width 50 Data Set-Up to Write End 0 WE LOW to High Z ^[9, 11] 20	CE LOW to Data Valid 55 70 OE LOW to Data Valid 25 35 OE LOW to Low Z ^[9] 5 5 OE HIGH to High Z ^[9, 11] 25 25 CE LOW to Low Z ^[9] 10 10 CE HIGH to High Z ^[9, 11] 25 25 CE LOW to Power-Up 0 0 CE HIGH to Power-Down 55 70 BHE / BLE LOW to Data Valid 55 70 BHE / BLE LOW to Low Z ^[9] 5 5 BHE / BLE HIGH to High Z ^[9, 11] 25 25 Write Cycle Time 55 70 CE LOW to Write End 45 60 Address Set-Up to Write End 45 60 Address Set-Up to Write Start 0 0 WE Pulse Width 40 50 BHE / BLE Pulse Width 50 60 Data Hold from Write End 0 0 WE LOW to High Z ^[9, 11] 20 25

^{8.} Test conditions assume signal transition time of 5 ns or less, timing reference levels of V_{CC(typ.)}/2, input pulse levels of 0 to V_{CC(typ.)}, and output loading of


the specified l_{DL}/I_{OH} and 30 pF load capacitance.
 At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZBE} is less than t_{LZDE}, t_{HZDE} is less than t_{LZOE}, and t_{HZWE} is less than t_{LZDE}, and t_{HZWE} is less than t_{LZDE} is less than t_{LZDE}.
 If both byte enables are toggled together this value is 10ns

through year and the state of the state is followed and the state.
 through through the state is the state.
 through through the state is the state.
 The internal write time of the memory is defined by the overlap of WE, CE = V_{IL}, BHE and/or BLE = V_{IL}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input set-up and hold timing should be referenced to the edge of the signal that terminates the write..




Switching Waveforms

Read Cycle No. 1 (Address Transistion Controlled) $^{[13,\ 14]}$



Read Cycle No. 2 ($\overline{\rm OE}$ Controlled) $^{[14,\ 15]}$




- Device is continuously selected. OE, CE = V_{IL}, BHE, BLE = V_{IL}.
 WE is HIGH for read cycle.
 Address valid prior to or coincident with CE, BHE, BLE transition LOW.




Switching Waveforms (continued)

Write Cycle No. 1($\overline{\text{WE}}$ Controlled) [12, 16, 17]



Write Cycle No. 2 ($\overline{\text{CE}}$ Controlled) $^{[12,\ 16,\ 17]}$




- 16. Data I/O is high-impedance if OE = V_{IH}.
 17. If CE goes HIGH simultaneously with WE HIGH, the output remains in a high-impedance state.
 18. During this period, the I/Os are in output state and input signals should not be applied.




Switching Waveforms (continued)

Write Cycle No. 3 (WE Controlled, OE LOW) [17]



Write Cycle No. 4 (BHE/BLE Controlled, OE LOW)[17]







Typical DC and AC Parameters

(Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at $V_{CC} = V_{CC(typ.)}$, $T_A = 25^{\circ}C$)


Operating Current vs. Supply Voltage



Standby Current vs. Supply Voltage



Access Time vs. Supply Voltage



SUPPLY VOLTAGE (V)

Truth Table

CE	WE	OE	BHE	BLE	Inputs/Outputs	Mode	Power
Н	Х	Х	Х	Х	High Z	Deselect/Power-Down	Standby (I _{SB})
Х	Х	Х	Н	Н	High Z	Deselect/Power-Down	Standby (I _{SB})
L	Н	L	L	L	Data Out (I/O _O -I/O ₁₅)	Read	Active (I _{CC})
L	Н	L	Н	L	Data Out ($I/O_O-I/O_7$); $I/O_8-I/O_{15}$ in High Z	Read	Active (I _{CC})
L	Н	L	L	Н	Data Out (I/O ₈ -I/O ₁₅); I/O ₀ -I/O ₇ in High Z	Read	Active (I _{CC})
L	Н	Н	L	L	High Z	Output Disabled	Active (I _{CC})
L	Н	Н	Н	L	High Z	Output Disabled	Active (I _{CC})
L	Н	Н	L	Н	High Z	Output Disabled	Active (I _{CC})
L	L	Х	L	L	Data In (I/O _O -I/O ₁₅)	Write	Active (I _{CC})
L	L	Х	Н	L	Data In (I/O _O –I/O ₇); I/O ₈ –I/O ₁₅ in High Z	Write	Active (I _{CC})
L	L	Х	L	Н	Data In (I/O ₈ –I/O ₁₅); I/O ₀ –I/O ₇ in High Z	Write	Active (I _{CC})



Ordering Information


Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
70	WCMA2016U4B-FF70	FB48A	48-Ball Fine Pitch BGA	Industrial
55	WCMA2016U4B-FF55	1 5-10/	TO DAILY INCT HOLD DOA	maasma





Package Diagrams

48-Ball (6.0 mm x 8.0 mm x 1.0 mm) Fine Pitch BGA, FB48A

<u>Top View</u> Bo









Docun	Document Title: WCMA2016U4B, 128K x 16 STATIC RAM											
REV.	REV. Spec # ECN # Issue Date Orig. of Change Description of Change											
**	38-05320	117494	7/19/02	CBD	New Datasheet							