

1GB – 2x64Mx72 DDR SDRAM, UNBUFFERED, PLL, FBGA

FEATURES

- Unbuffered 200-pin (SO-DIMM), small-outline, dual-in-line module
- Fast data transfer rate: PC-2100, and PC-2700
- Clock speeds of 133MHz, and 166MHz
- Supports ECC error detection and correction
- $V_{cc} = V_{cca} = +2.5V \pm 0.2V$ (133 and 166MHz)
- Bi-directional data strobes (DQS)
- Differential clock inputs (CK & CK#)
- Programmable Read Latency: DDR 266 (2, 2.5 clock), DDR333 (2.5 clock)
- Programmable Burst Length (2, 4, 8)
- Programmable Burst type (sequential & interleave)
- Edge aligned data output, center aligned data input
- Auto and self refresh, 7.8µs refresh interval (8K/64ms refresh)
- Serial presence detect (SPD) with EEPROM
- Dual Rank
- Leaded & lead-free/RoHS compliant
- Gold edge contacts
- JEDEC standard 200 pin, small-outline, SO-DIMM package
 - PCB height option:
31.75 mm (1.25")

DESCRIPTION

The WV3EG265M72EFSU is a 2x64Mx72 Double Data Rate SDRAM memory module based on 512Mb DDR SDRAM components. The module consists of eighteen 64Mx8 DDR SDRAMs in FBGA packages mounted on a 200 pin FR4 substrate.


* This product is under development, is not qualified or characterized and is subject to change or cancellation without notice.

NOTE: Consult factory for availability of:

- RoHS compliant products
- Vendor source control options
- Industrial temperature option

OPERATING FREQUENCIES

	DDR333@CL=2.5	DDR266@CL=2	DDR266@CL=2.5
Clock Speed	166MHz	133MHz	133MHz
CL-tRCD-tRP	2.5-3-3	2-2-2	2.5-3-3




PIN CONFIGURATION


PIN#	SYMBOL	PIN#	SYMBOL	PIN#	SYMBOL	PIN#	SYMBOL
1	VREF	51	Vss	101	A9	151	DQ42
2	VREF	52	Vss	102	A8	152	DQ46
3	Vss	53	DQ19	103	Vss	153	DQ43
4	Vss	54	DQ23	104	Vss	154	DQ47
5	DQ0	55	DQ24	105	A7	155	Vcc
6	DQ4	56	DQ28	106	A6	156	Vcc
7	DQ1	57	Vcc	107	A5	157	Vcc
8	DQ5	58	Vcc	108	A4	158	NC
9	Vcc	59	DQ25	109	A3	159	Vss
10	Vcc	60	DQ29	110	A2	160	NC
11	DQS0	61	DQS3	111	A1	161	Vss
12	DM0	62	DM3	112	A0	162	Vss
13	DQ2	63	Vss	113	Vcc	163	DQ48
14	DQ6	64	Vss	114	Vcc	164	DQ52
15	Vss	65	DQ26	115	A10	165	DQ49
16	Vss	66	DQ30	116	BA1	166	DQ53
17	DQ3	67	DQ27	117	BA0	167	Vcc
18	DQ7	68	DQ31	118	RAS#	168	Vcc
19	DQ8	69	Vcc	119	WE#	169	DQ56
20	DQ12	70	Vcc	120	CAS#	170	DM6
21	Vcc	71	CB0	121	CS0#	171	DQ50
22	Vcc	72	CB4	122	CS1#	172	DQ54
23	DQ9	73	CB1	123	NC	173	Vss
24	DQ13	74	CB5	124	NC	174	Vss
25	DQS1	75	Vss	125	Vss	175	DQ51
26	DM1	76	Vss	126	Vss	176	DQ55
27	Vss	77	DQS8	127	DQ32	177	DQ56
28	Vss	78	DM8	128	DQ36	178	DQ60
29	DQ10	79	CB2	129	DQ33	179	Vcc
30	DQ14	80	CB6	130	DQ37	180	Vcc
31	DQ11	81	Vcc	131	Vcc	181	DQ57
32	DQ15	82	Vcc	132	Vcc	182	DQ61
33	Vcc	83	CB3	133	DQS4	183	DQS7
34	Vcc	84	CB7	134	DM4	184	DM7
35	CK0	85	NC	135	DQ34	185	Vss
36	Vcc	86	NC	136	DQ38	186	Vss
37	CK0#	87	Vss	137	Vss	187	DQ58
38	Vss	88	Vss	138	Vss	188	DQ62
39	Vss	89	NC	139	DQ35	189	DQ59
40	Vss	90	Vss	140	DQ39	190	DQ63
41	DQ16	91	NC	141	DQ40	191	Vcc
42	DQ20	92	Vcc	142	DQ44	192	Vcc
43	DQ17	93	Vcc	143	Vcc	193	SDA
44	DQ21	94	Vcc	144	Vcc	194	SA0
45	Vcc	95	CKE1	145	DQ41	195	SCL
46	Vcc	96	CKE0	146	DQ45	196	SA1
47	DQS2	97	NC	147	DQS5	197	VCCSPD
48	DM2	98	NC	148	DM5	198	SA2
49	DQ18	99	A12	149	Vss	199	NC
50	DQ22	100	A11	150	Vss	200	NC

PIN NAMES


Symbol	Description
A0-A12	Address input
BA0, BA1	Bank Address
DQ0-DQ63	Data Input/Output
CB0-CB7	Check Bits
DQS0-DQS8	Data Strobe
CK0, CK0#	Clock Input
CKE0-CKE1	Clock Enable Input
CS0#-CS1#	Chip Select Input
RAS#	Row Address Strobe
CAS#	Column Address Input
WE#	Write Enable
DM0-DM8	Data Write Mask
Vcc	Power Supply
Vss	Ground
VREF	SSTL_2 reference voltage
VCCSPD	Serial EEPROM Positive Power Supply
SDA	Input/Output: Serial Presence-Detect Data
SCL	Serial Clock
SA0-SA2	Presence Detect Address Input
NC	No Connect



FUNCTIONAL BLOCK DIAGRAM



NOTE: All resistor values are 22 Ω ±5% unless otherwise specified.



DC ELECTRICAL CHARACTERISTICS

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	Notes
Supply Voltage DRR266/DDR333 (nominal V_{CC} 2.5V)	V_{CC}	2.3	2.7	V	
I/O Supply Voltage DRR266/DDR333 (nominal V_{CCQ} 2.5V)	V_{CCQ}	2.3	2.7	V	
I/O Reference Voltage	V_{REF}	$0.49 \times V_{CC}$	$0.51 \times V_{CC}$	V	1
I/O Termination Voltage	V_{TT}	$V_{REF} - 0.04$	$V_{REF} + 0.04$	V	2
Input Logic High Voltage	$V_{IH(DC)}$	$V_{REF} + 0.15$	$V_{CC} + 0.30$	V	
Input Logic Low Voltage	$V_{IL(DC)}$	-0.3	$V_{REF} - 0.15$	V	
Input voltage level, CK and CK#	$V_{IN(DC)}$	-0.3	$V_{REF} + 0.30$	V	
Input differential voltage, CK and CK#	$V_{ID(DC)}$	0.3	$V_{REF} + 0.60$	V	3
Input crossing point voltage, CK and CK#	$V_{IX(DC)}$	0.3	$V_{REF} - 0.60$	V	
Input leakage current	Addr CAS#, RAS#, WE#	I _l	-36	36	μA
	CS#, CKE		-18	18	μA
	CK, CK#		-10	10	μA
	DM		-4	4	μA
Output leakage current	I _{oZ}	-10	10	μA	
Output high current (normal strength) $V_{OUT} = V + 0.84V$	I _{oH}	-16.8		mA	
Output high current (normal strength) $V_{OUT} = V_{TT} - 0.84V$	I _{oL}	16.8		mA	
Output high current (half strength) $V_{OUT} = V_{TT} - 0.45V$	I _{oH}	-9		mA	
Output high current (half strength) $V_{OUT} = V_{TT} - 0.45V$	I _{oL}	9		mA	

Notes:

- V_{REF} is expected to equal to $0.5 \times V_{CCQ}$ of the transmitting device and to track variations in the DC level of the same. Peak-to-peak noise on V_{REF} may not exceed +/-2 percent of the DC value.
- V_{TT} is not applied directly to the device. V_{TT} is a system supply for signal termination resistors, is expected to be set equal to V_{REF} and must track variations in the DC level of V_{REF} .
- V_{ID} is the magnitude of the difference between the input level on CK and the input level of CK#.

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Units
V_{IN}, V_{OUT}	Voltage on V_{CC} pin relative to V_{SS}	-0.5 ~ 3.6	V
V_{CC}, V_{CCQ}	Voltage on V_{CC} & V_{CCQ} supply relative to V_{SS}	-1.0 ~ 3.6	V
V_{REF}	Voltage of V_{REF} supply relative to V_{SS}	-1.0 ~ 3.6	V
T_{STG}	Storage Temperature	-55 ~ +150	°C
T_A	Operating temperature	0 ~ 70	°C
P_D	Power dissipation	18	W
I _{oS}	Short circuit output current	50	mA

Notes:

- Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceed.
- Functional iteration should be restricted to recommended operation conditions.
- Exposing to higher than recommended voltage for extended periods of time could affect device reliability.


**AC OPERATING CONDITIONS**

Parameter	Symbol	Min	Max	Unit
AC Input High (Logic 1) Voltage	$V_{IH}(AC)$	$V_{REF} + 0.31$	-	V
AC Input High (Logic 0) Voltage	$V_{IL}(AC)$	-	$V_{REF} - 0.31$	V
Input Differential Voltage, CK and CK# inputs	$V_{ID}(AC)$	0.7	$V_{CC} + 0.6$	V
Input Crossing Point Voltage, CK and CK# input	$V_{IX}(AC)$	$0.5 \cdot V_{CC} - 0.2$	$0.5 \cdot V_{CC} + 0.2$	V

INPUT/OUTPUT CAPACITANCE

TA=25°C, f=100MHz

Parameter	Symbol	Min	Max	Unit
Input capacitance (A0~A12, BA0~BA1, RAS#, CAS#, WE#)	C_{IN1}	31	49	pF
Input capacitance (CKE0, CKE1)	C_{IN2}	17.5	26.5	pF
Input capacitance (CS0# - CS1#)	C_{IN3}	17.5	26.5	pF
Input capacitance (CLK0, CLK0#)	C_{IN4}	6	7.5	pF
Input capacitance (DM0~DM8)	C_{IN5}	11	13	pF
Input capacitance (DQ0~DQ63), (CB0~CB7)	C_{OUT1}	11	13	pF



I_{CC} SPECIFICATIONS AND CONDITIONS


V_{CC}, V_{CCQ} = +2.5V ±0.2V

SYM	PARAMETER/CONDITION	MAX			UNITS
		DDR333 @CL=2.5	DDR266 @CL=2	DDR266 @CL=2.5	
I _{CC0} *	OPERATING CURRENT: One device bank; Active-Precharge; t _{RC} = t _{RC} (MIN); t _{CK} = t _{CK} (MIN); DQ, DM and DQS inputs changing once per clock cycle; Address and control inputs changing once every two clock cycles	1,270	1,180	1,180	mA
I _{CC1} *	OPERATING CURRENT: One device bank; Active-Read-Precharge; Burst = 4; t _{RC} = t _{RC} (MIN); t _{CK} = t _{CK} (MIN); I _{OUT} = 0mA; Address and control inputs changing once per clock cycle	1,540	1,450	1,450	mA
I _{CC2P} **	PRECHARGE POWER-DOWN STANDBY CURRENT: All device banks idle; Power-down mode; t _{CK} = t _{CK} (MIN); CKE = (LOW)	370	370	370	mA
I _{CC2F} **	IDLE STANDBY CURRENT: CS# = HIGH; All device banks are idle; t _{CK} = t _{CK} (MIN); CKE = HIGH; Address and other control inputs changing once per clock cycle. V _{IN} = V _{REF} for DQ, DQS, and DM	820	820	820	mA
I _{CC3P} **	ACTIVE POWER-DOWN STANDBY CURRENT: One device bank active; Power-down mode; t _{CK} = t _{CK} (MIN); CKE = LOW	820	820	820	mA
I _{CC3N} **	ACTIVE STANDBY CURRENT: CS# = HIGH; CKE = HIGH; One device bank active; t _{RC} = t _{RAS} (MAX); t _{CK} = t _{CK} (MIN); DQ, DM and DQS inputs changing twice per clock cycle; Address and other control inputs changing once per clock cycle	1,090	1,090	1,090	mA
I _{CC4R} *	OPERATING CURRENT: Burst = 2; Reads; Continuous burst; One device bank active; Address and control inputs changing once per clock cycle; t _{CK} = t _{CK} (MIN); I _{OUT} = 0mA	1,585	1,450	1,450	mA
I _{CC4W} *	OPERATING CURRENT: Burst = 2; Writes; Continuous burst; One device bank active; Address and control inputs changing once per clock cycle; t _{CK} = t _{CK} (MIN); DQ, DM, and DQS inputs changing twice per clock cycle	1,675	1,495	1,495	mA
I _{CC5} **	AUTO REFRESH BURST CURRENT: t _{REFC} = t _{RFC} (MIN)	3,970	3,790	3,790	mA
I _{CC6} **	SELF REFRESH CURRENT: CKE ≤ 0.2V	370	370	370	mA
I _{CC7} *	OPERATING CURRENT: Four device bank interleaving READs (Burst = 4) with auto precharge, t _{RC} = minimum t _{RC} allowed; t _{CK} = t _{CK} (MIN); Address and control inputs change only during Active READ, or WRITE commands	3,565	3,250	3,250	mA

Note: I_{CC} specification is based on **SAMSUNG** components. Other DRAM Manufacturers specification may be different.

*: Value calculated as one module rank in this operating condition, and all other module ranks in I_{CC2P} (CKE LOW) mode.

** : Value calculated reflects all module ranks in this operating condition.




DDR SDRAM COMPONENT ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

$V_{CC} = V_{CCQ} = +2.5V \pm 0.2V$

AC CHARACTERISTICS		335		262		265		UNITS
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	
Row cycle time	t _{RC}	60		65		65		t _{CK}
Refresh row cycle time	t _{RFC}	72		75		75		ps
Row active	t _{RAS}	42	70K	45	120K	45	120K	ps
RAS# to CAS# delay	t _{RCD}	18		20		20		t _{CK}
Row precharge time	t _{RP}	18		20		20		ns
Row active to row active delay	t _{RRD}	12		15		15		ns
Write recovery time	t _{WR}	15		15		15		ns
Last data in to READ command	t _{WTR}	1		1		1		ns
Clock cycle time	CL = 2.5 t _{CK(2.5)}	6	12	7.5	12	7.5	12	ns
	CL = 2 t _{CK(2)}	7.5	12	7.5	12	10	12	ns
Clock high level width	t _{CH}	0.45	0.55	0.45	0.55	0.45	0.55	t _{CK}
Clock low level width	t _{CL}	0.45	0.55	0.45	0.55	0.45	0.55	t _{CK}
DQS-out access time from CK/CK#	t _{DQSQ}	-0.6	+0.6	-0.75	+0.75	-0.75	+0.75	ns
Output data access time from CK/CK#	t _{OAC}	-0.7	+0.7	-0.75	+0.75	-0.75	+0.75	ns
Data strobe edge to output data edge	t _{DQSQ}		0.45		0.5		0.5	ns
Read preamble	t _{RPRE}	0.9	1.1	0.9	1.1	0.9	1.1	t _{CK}
Read postamble	t _{RPST}	0.4	0.6	0.4	0.6	0.4	0.6	t _{CK}
CK to valid DQS-in	t _{DQSS}	0.75	1.25	0.75	1.25	0.75	1.25	t _{CK}
DQS-in setup time	t _{WPRES}	0		0		0		ns
DQS-in hold time	t _{WPRE}	0.25		0.25		0.25		t _{CK}
DQS falling edge to CK rising-setup time	t _{DSS}	0.2		0.2		0.2		t _{CK}
DQS falling edge to CK rising-hold time	t _{DHS}	0.2		0.2		0.2		t _{CK}
DQS-in high level width	t _{DQHS}	0.35		0.35		0.35		t _{CK}
DQS-in low level width	t _{DQSL}	0.35		0.35		0.35		t _{CK}
Address and control input setup time (fast)	t _{ISF}	0.75		0.9		0.9		ns
Address and control input hold time (fast)	t _{IHF}	0.75		0.9		0.9		ns
Address and control input setup time (slow)	t _{ISS}	0.8		1.0		1.0		ns
Address and control input hold time (slow)	t _{IHS}	0.8		1.0		1.0		ns
Data-out high impedance time from CK/CK#	t _{HZ}	-0.70	+0.70	-0.75	+0.75	-0.75	+0.75	ns
Data-out low impedance time to CK/CK#	t _{LZ}	-0.70	+0.70	-0.75	+0.75	-0.75	+0.75	ns
Mode register set cycle	t _{MRD}	12		15		15		ns
DQ & DM setup time to DQS	t _{DS}	0.45		0.5		0.5		ns
DQ & DM hold time to DQS	t _{DH}	0.45		0.5		0.5		ns
Control & address input pulse width	t _{IPW}	2.2		2.2		2.2		ns
DQ & DM input pulse width	t _{DIPW}	1.75		1.75		1.75		ns
Exit self refresh to non-read command	t _{XSNR}	75		75		75		ns

* AC specification is based on **SAMSUNG** components. Other DRAM manufactures specification may be different.

Continued on next page




DDR SDRAM COMPONENT ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (Continued)

$V_{CC} = V_{CCQ} = +2.5V \pm 0.2V$

AC CHARACTERISTICS		335		262		265		UNITS
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	
Exit self refresh to read command	t _{XSRD}	200		200		200		t _{CK}
Refresh interval time	t _{REFI}		7.8		7.8		7.8	μs
Output DQS valid window	t _{QH}	t _{HP} -t _{QHS}		t _{HP} -t _{QHS}		t _{HP} -t _{QHS}		ns
Clock half period	t _{HP}	t _{CLmin} or t _{CHmin}		t _{CLmin} or t _{CHmin}		t _{CLmin} or t _{CHmin}		ns
Data hold skew factor	t _{QHS}		0.55		0.75		0.75	ns
DQS write postamble	t _{WPST}	0.4	0.6	0.4	0.6	0.4	0.6	ns
Active Read with auto precharge command	t _{RAP}	18		20		20		ns
Auto precharge Write recovery + Precharge time	t _{RAL}	t _{WR} /t _{CK} + t _{RP} /t _{CK}		t _{WR} /t _{CK} + t _{RP} /t _{CK}		t _{WR} /t _{CK} + t _{RP} /t _{CK}		t _{CK}

* AC specification is based on **SAMSUNG** components. Other DRAM manufactures specification may be different.




ORDERING INFORMATION FOR D4

Part Number	Speed	CAS Latency	t _{RC} D	t _{RP}	Height*
WV3EG265M72EFSU335D4xxx	166MHz/333Mbps	2.5	3	3	31.75 (1.25") MAX
WV3EG265M72EFSU262D4xxx	133MHz/266Mbps	2	2	2	31.75 (1.25") MAX
WV3EG265M72EFSU265D4xxx	133MHz/266Mbps	2.5	3	3	31.75 (1.25") MAX

- NOTES:
- Consult Factory for availability of RoHS compliant products. (G = RoHS Compliant)
 - Vendor specific part numbers are used to provide memory components source control. The place holder for this is shown as lower case "x" in the part numbers above and is to be replaced with the respective vendors code. Consult factory for qualified sourcing options. (M = Micron, S = Samsung & consult factory for others)
 - Consult factory for availability of industrial temperature (-40°C to 85°C) option


200-PIN DDR SO-DIMM DIMENSIONS




* ALL DIMENSIONS ARE IN MILLIMETERS AND (INCHES)



PART NUMBERING GUIDE





Document Title

1GB – 2x64Mx72 DDR SDRAM, UNBUFFERED, with PLL, FBGA

DRAM DIE OPTIONS:

- SAMSUNG: C-Die
- MICRON: T27Z: D-Die, will move to T37Z:F Q2'06
- NANYA: B-Die

Revision History

Rev #	History	Release Date	Status
Rev 0	Created	May 2006	Advanced