# AN1759

# Add a Non-Volatile Clock to the MC68HC705J1A

#### By Mark Glenewinkel Field Applications Engineering Consumer Systems Group Austin, Texas

#### Introduction

Many embedded systems require the measurement of time. This can be accomplished internally by some MCUs that have on-chip real-time clocks. Even so, for date, month, and leap year measurement, this task can take substantial amounts of bandwidth and code space.

The DS1307 64x8 serial real-time clock provides calendar and time keeping functions along with system-enhancing non-volatile RAM. With a 2-wire interface, timekeeping can be managed easily.

Some applications of using the DS1307 are:

- Logging of chronological events
- Tracking power down time of a system
- Providing alarm functions



© Freescale Semiconductor, Inc., 2004. All rights reserved.

Motorola, Inc., 1998

AN1759

For More Information On This Product, Go to: www.freescale.com

### **Application Note**

The non-volatile RAM (random-access memory) also gives the user additional applications such as:

- Power down information storage for consumer electronics like TVs, VCRs, and hand-held portables
- · Identification number storage for remote addressing or security
- Storage of telecommunication information like phone number recall and speed dialing

This application note describes the interface between the MC68HC705J1A (J1A) and the DS1307. Circuitry and example code are given to demonstrate the interface between the two parts.

Features The DS1307 provides these features:

- Real-time clock counts seconds, minutes, hours, day of the week, date, month, and year.
- Leap year compensation valid up to 2100
- 56 bytes of non-volatile RAM for data storage
- 2-wire serial interface
- Programmable square wave output with frequencies of 1 Hz, 4.096 kHz, 8.192 kHz, and 32.768 kHz
- Automatic power switching to battery when main power fails
- In battery backup mode, less than 500 nA consumed at 25 °C
- 8-pin DIP or SOIC package
- Optional industrial temperature range of -40 °C to +85 °C
- Description The DS1307 is a low-power binary coded decimal (BCD) clock calendar that provides seconds, minutes, hours, day, date, month, and year. In addition, it has 56 bytes of non-volatile RAM. End-of-the-month adjustments are automatic for months with less than 31 days. The device also corrects for leap years. The clock can operate in either 12-hour or 24-hour mode. In 12-hour mode, an a.m./p.m indicator is used.

The DS1307 has built-in power management circuitry to detect power failures on the V<sub>DD</sub> pin and when detected will switch power over to the battery back-up pin, V<sub>BAT</sub>. Access to the device is terminated when V<sub>DD</sub> falls below 1.25 x V<sub>BAT</sub>. Further accesses to the device are not allowed. On power up, the device switches power from V<sub>BAT</sub> to V<sub>DD</sub> when the V<sub>DD</sub> pin is 0.2 volts above V<sub>BAT</sub>. Once V<sub>DD</sub> is higher than 1.25 x V<sub>BAT</sub>, normal operations can continue.

Address and data are communicated via the 2-wire bus. The DS1307 operates as a slave at all times and is accessed by first transmitting the DS1307's identification code on the bus.

#### DS1307 Hardware Interface

Pinout and Pin Descriptions




Figure 1. DS1307 Pinout

 $V_{DD}$  and GND These pins serve as the main power source for the device. When +5 volts is applied to this pin, the device is fully accessible and data can be read or written. If the power on the V<sub>DD</sub> pin falls below 1.25 x V<sub>DD</sub>, the device switches its power supply to V<sub>BAT</sub>. At this point, reading and writing to the device is prohibited. The timekeeping function and nonvolatile RAM are unaffected.

VBATThis pin is the power input for any standard 3-volt lithium battery or other<br/>3-volt source. For proper operation, this voltage must be held between<br/>2.5 and 3.5 volts. A lithium battery with at least a 35-mA hours rating will<br/>back up the DS1307 for more than 10 years in the absence of power.

### **Application Note**

X1 and X2 These pins are used to connect a 32.768-kHz crystal to the device. No other capacitors or resistors are needed for this crystal circuit. The internal oscillator circuitry is designed for a crystal with load capacitance of 12.5 pF. For the test circuit described in this application note, an Epson C-001R crystal was used. The Digi-key part number for this device is SE3201-ND.

*SQW/OUT* When enabled, this pin outputs one of four selectable frequencies:

- 1 Hz
- 4.096 kHz
- 8.192 kHz
- 32.768 kHz

The 1-Hz signal can be used to feed an external interrupt pin on an MCU. This allows the MCU to use minimal bandwidth when servicing the timekeeping function of a system.

When disabled, the pin acts as a normal output pin. It is controlled via the DS1307 control register.

SCL The SCL pin is the clock input for the DS1307 2-wire serial interface.

*SDA* The SDA pin is an I/O pin used to transmit and receive data off the 2-wire serial interface. SDA is an open-drain pin that requires an external pullup resistor.

Application Note DS1307 Hardware Interface

#### **Block Diagram**





Figure 2. DS1307 Block Diagram

Serial Interface The DS1307 supports the bidirectional, 2-wire protocol. The protocol has these characteristics:

- Any device sending out data is defined as a transmitter.
- Any device receiving data is defined as a receiver.
- The device controlling the transfer is called the master.
- The device being controlled is called the slave.
- The master initiates all transactions.
- The master always provides the clock for both transmit and receive operations.
- The DS1307 is always considered the slave.
- The clock signal is called SCL.
- The data signal is called SDA.
- All data is sent most significant bit (MSB) first.

Figure 3 shows the 2-wire bus interface between a master and slave.

# **Application Note**



#### Figure 3. 2-Wire Serial Bus Interface

Bus Idle	In idle mode, both the SDA and SCL are held high.
Start Transfer	All transfers begin with the start transfer condition. This is done by bringing the SDA pin from HIGH to LOW while the SCL pin is HIGH. The DS1307 is monitoring the bus for this signal and will not start any transactions until this condition is met. See <b>Figure 4</b> .
Stop Transfer	All transfers must be terminated with the stop transfer condition. This is done by bringing the SDA pin from LOW to HIGH while the SCL pin is HIGH. A stop transfer can be used only after the transmitting device releases the bus. See <b>Figure 4</b> .

AN1759

Application Note DS1307 Hardware Interface




Figure 4. Start and Stop Transfer Timing

Data TransferData is transmitted on the rising edge of SCL. Data can only be changed<br/>while SCL is LOW. The receiving device samples the bus after SCL goes<br/>HIGH. There is one clock pulse per bit of data transmitted. See Figure 5.





Figure 5. Data Transfer Timing

Acknowledge Transfer

The acknowledge transfer is a type of handshaking convention used to signify that a successful transfer of data has taken place. After the transmitting device sends out the eighth bit of a byte of data, it releases the bus. The master sends out a ninth clock signal and the receiver acknowledges the transfer by pulling SDA LOW. Once the transmitter reads the LOW condition of SDA, it proceeds by taking over the bus and sending out the next byte of data.

If the DS1307 is transmitting data and the master wants to end further transmissions, the master sends a NO ACK signal (HIGH) back to the DS1307. This tells the DS1307 that no more transfers are needed and the stop transfer condition will be initiated soon. See **Figure 6** for these different timing patterns.

### **Application Note**



2-Wire ProtocolAn example of the protocol needed to write \$10 to address \$07 of theExampleDS1307 is:

- 1. The master transmits a start transfer.
- 2. The master transmits the DS1307 7-bit identification code, %1101000.
- 3. Since this is a data write transfer, the master then transmits a 0.
- 4. Since a byte has just been transmitted, the receiver (DS1307) will now send out a LOW to acknowledge the transfer.
- 5. The master reads the SDA pin for a LOW.
- 6. The master sends out the address of \$07 to the DS1307 and receives back an acknowledge.
- 7. The master sends out the data, \$10, to the DS1307 and receives back an acknowledge. The DS1307 writes \$10 to address \$07.
- 8. Finally, a stop transfer is sent to the DS1307 to complete the transaction.

#### **DS1307 Software Interface**

Memory Map The DS1307's memory map is shown in Figure 7. The real-time clock registers are located in address locations \$00 to \$07. The 56 bytes of non-volatile RAM are located in address locations \$08 to \$3F. During multibyte addresses, the address pointer wraps around to \$00 after it reaches \$3F.




Figure 7. DS1307 Memory Map

Register MapThe real-time clock registers are shown in detail in Figure 8. The time<br/>and calendar are set by writing to the appropriate registers. The<br/>information is in binary coded decimal (BCD) format.

To enable the processor, write a 0 to the CLOCK HALT bit in register \$00. The DS1307 is shipped with this bit set to 1.

Either 12-hour or 24-hour clock format can be used. If bit 6 of register \$02 is a 0, the device is in 24-hour mode. Likewise, when bit 6 is a 1, the device is in 12-hour mode. Bit 5 of address \$02 is used for the second

**Application Note** 

10 hours when in 24-hour mode. When using 12-hour mode, bit 5 is a 1 for p.m. and a 0 for a.m.

	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
\$00	CLOCK HALT	10 S	ECOND	S		SECC	ONDS	
\$01	х	10 M	IINUTES	8		MINU	ITES	
\$02	Х	12 24	A/P 10 HR	10 HR		HOL	JRS	
\$03	х	Х	Х	х	Х	DAY		
\$04	х	Х	10 D/	ATE		DA	TE	
\$05	х	Х	10 MO	NTH		MON	NTH	
\$06		10 Y	EAR			YE	AR	
\$07	OUT	Х	Х	SQWE	Х	Х	RS1	RS0

#### Figure 8. DS1307 Register Map

Control Register The control register is used to control the SQW/OUT pin.

OUT — Controls the output level of the SQW/OUT pin when SQWE = 0.

- 1 = SQW/OUT pin HIGH
- 0 = SQW/OUT pin LOW

SQWE — Enables the oscillator square wave on the SQW/OUT pin

- 1 = Square wave enabled
- 0 = Square wave disabled

RS — Square wave output frequency

- RS1 = 0 and RS0 = 0 —> 1 Hz
- RS1 = 0 and RS1 = 1 —> 4.096 kHz
- RS1 = 1 and RS1 = 0 —> 8.192 kHz
- RS1 = 1 and RS1 = 1 —> 32.768 kHz

Data WriteThe first byte transmitted in a write to the DS1307 is its 7-bit identificationSequencecode followed by the R/W bit. For writes, this bit will be 0. The next byte<br/>transmitted is the DS1307 address pointer. After this, bytes of data to be<br/>written to the DS1307 RAM are transmitted. After each byte of data is<br/>written, the address pointer is incremented. See Figure 9.

	DS1307 ADDRESS	R/W	Ī	ADDRESS POINTER		DATA (N)		DATA (N+?)		
START	1101000	0	ACK	XXXX,XXXX	ACK	XXXX,XXXX	ACK	XXXX,XXXX	ACK	STOP

#### Figure 9. Data Write Sequence

Data ReadThe first byte transmitted in a read from the DS1307 is its 7-bitSequenceidentification code followed by the R/W bit. For reads, this bit will be 1.<br/>Then the DS1307 will begin transmitting data back to the master. As long<br/>as the DS1307 receives clocks and acknowledgments, it keeps<br/>transmitting data. The starting address is the previous address pointer<br/>from the last write transaction. If needed, a write sequence with only an<br/>address can be used to initialize the address pointer for reads.

**NOTE:** Remember that for the last byte read, the master sends back a No ACK to the DS1307.

	DS1307 ADDRESS	R/W	Ī	DATA (N)		DATA (N+?)		
START	1101000	1	ACK	XXXX,XXXX	ACK	XXXX,XXXX	ACK	STOP

### **Application Note**

#### MC68HC705J1A Hardware Interface

With only 20 pins, the J1A is one of the smallest members of the HC05 Family. It has a total of 1240 bytes of erasable programmable read-only memory (EPROM) and includes 14 I/O (input/output) pins. The schematic used for testing the J1A to DS1307 interface on the MMEVS development system is shown in **Figure 11**. The pins used to drive the DS1307 on the J1A are listed here also.

- Port A, bit 0 This I/O pin (SCL) is configured as an output to drive the serial clock pin, SCL, of the DS1307.
- Port A, bit 1 This I/O pin (SDA) is used to transmit and receive data on the SDA pin of the DS1307.

For further information on the HC705J1A, consult the *MC68HC705J1A Technical Databook* (MC68HC705J1A/D).




Figure 11. J1A-to DS1307 Interface Test Circuit

### MC68HC705J1A Software Interface

I/O driving or manipulation is the process of toggling I/O pins with software instructions to create a certain hardware peripheral. The HC05 CPU provides special instructions specifically to manipulate single I/O pins.

Five subroutines were created to provide an easy application programming interface (API). These routines are:

- START\_SER Sends out a start condition on the bus
- STOP\_SER Sends out a stop condition on the bus
- TXD The master takes the contents of AccA and transmits it MSB first to the DS1307. The master also checks for acknowledgement from the DS1307.
- RXD After the master addresses the DS1307 with its identification code and the read bit, the DS1307 transmits a byte of data back to the master. This routine reads that byte and puts it into AccA. The master also generates an acknowledgment back to the DS1307.
- RXD\_LAST This routine is just like RXD but it is used for the last byte read from the DS1307. It does not generate an acknowledgment back to the DS1307.

The flowcharts for the DS1620 serial I/O drivers are shown in **Flowcharts for the Test Interface**. These routines were written especially for the DS1307 and may not be able to properly drive other MCU peripherals with 2-wire serial buses.

A typical application would use the SQW/OUT pin on the DS1307. When configuring this pin for a 1-Hz signal, feed the signal to the  $\overline{IRQ}$  pin of an MCU. An interrupt routine can be created to read the contents of the DS1307 every time a 1-Hz signal hits the  $\overline{IRQ}$  pin. This should take minimal CPU bandwidth and provide the user an easy way to retrieve time and date information.

The main test routine was written to verify the bus interface between the DS1307 and the J1A. It writes a known date and time into the DS1307

### **Application Note**

and then reads it back out. The data read is put into a RAM buffer on the HC05. When the emulator is stopped, read the contents of the HC05 RAM buffer to verify the transmission process.

The test routine sequence is shown in **Figure 15**. The assembly code for the test routine is provided in the section titled **Code Listing**.

The sequence of tests is:

- Configure the device to turn on a 1-Hz signal on the SQW/OUT pin.
  - a. Transmit a start condition.
  - b. Transmit the DS1307 code to write to the device of %11010000.
  - c. Transmit the control register address and then \$10.
  - d. Transmit a stop condition.
- 2. Write start time.
  - a. Transmit a start condition.
  - b. Transmit the DS1307 code to write to the device of %11010000.
  - c. Transmit the starting address of \$00, the seconds register.
  - d. Transmit Saturday, June 20, 1998, 4:30:00 p.m. (By writing a 0 to bit 7 of the seconds register, the crystal circuit has been turned on.)
  - e. Transmit a stop condition.
- 3. Read time and date, store away to HC05 RAM buffer.
  - a. Transmit a start condition.
  - b. Transmit the DS1307 code to write to the device of %11010000.
  - c. Transmit the starting address of \$00.
  - d. Transmit a stop condition.
  - e. Transmit a start condition.

- f. Transmit the DS1307 code to read from the device of %11010001.
- g. Read the date and time and store away to HC05 RAM.
- h. Transmit a stop condition.

Since the real-time clock is running, you can restart the code at step 3 and verify that it is keeping time.

This routine demonstrates the interface software needed to communicate with the DS1307. Although the J1A was used, any HC05 device could utilize this interface code. Minor adjustments of port pins and memory maps might be necessary.

### **Development Tools**

The interface was created and tested using these development tools:

- M68MMPFB0508 Freescale MMEVS platform board
- X68EM05J1A Freescale J1A emulation module
- Win IDE Version 1.02 Editor, assembler, and debugger by P&E Microcomputer Systems

### **Application Note**

### Flowcharts for the Test Interface




Figure 12. START\_SER and STOP\_SER Subroutines

Application Note Flowcharts for the Test Interface




Figure 13. TXD Subroutine

# **Application Note**




Figure 14. RXD/RXD\_LAST Subroutines

Application Note Flowcharts for the Test Interface




Figure 15. Flowchart for Main Test Routine

#### **Application Note**

#### Code Listing

```
*
 File name: DS1307.ASM
*
 Example Code for the MC68HC705J1A Interface to the
*
     Dallas DS1307 Serial Real Time Clock
*
 Ver: 1.0
*
 Date: June 1, 1998
 Author: Mark Glenewinkel
*
         Freescale Field Applications
         Consumer Systems Group
 Assembler: P&E IDE ver 1.02
* For code explanation and flow charts, please consult Freescale Application Note
*
    "Add a Non-volatile Clock to the MC68HC705J1A" Literature # AN1759/D
*** Internal Register Definitions
PORTA
              EQU
                     $00
                                         ;PortA
                     $04
DDRA
              EQU
                                         ;data direction for PortA
*** Application Specific Definitions
SER PORT
               EQU
                     $00
                                         ; PORTA is SER PORT
SCL
               EQU
                     0т
                                         ; PORTA, bit 0, clock signal
SDA
              EQU
                     1т
                                         ; PORTA, bit 1, data signal
DS1307_WRITE
              EQU
                     $D0
                                         ;addresses the DS1307 for write
DS1307_READ
              EQU
                     $D1
                                         ;addresses the DS1307 for read
SECONDS
              EQU
                     $00
                                         ;DS1307 address for seconds
MINUTES
              EQU
                     $01
                                         ;DS1307 address for minutes
                     $02
HOURS
              EQU
                                         ;DS1307 address for hours
                     $03
DAY
              EQU
                                         ;DS1307 address for the day
DATE
              EQU
                     $04
                                         ;DS1307 address for the date
MONTH
              EQU
                     $05
                                         ;DS1307 address for the month
YEAR
              EQU
                     $06
                                         ;DS1307 address for the year
CONTROL
              EQU
                     $07
                                         ;DS1307 address for control
*** Memory Definitions
EPROM
                                         ;start of EPROM mem
              EQU
                     $300
RAM
              EOU
                     $C0
                                         ;start of RAM mem
RESET
              EQU
                     $7FE
                                         ;vector for reset
*** Time Start Definitions for test
*** Start on Saturday, June 20th, 1998, 4:30:00 PM
START_SECONDS
              EQU
                     $00
                                         ;0 seconds
START_MINUTES
              EQU
                     $30
                                         ;30 minutes
START HOURS
              EQU
                     $64
                                         ;4 hours, PM, 12 Hour mode
START DAY
              EQU
                     $06
                                         ;Saturday
START_DATE
              EQU
                     $20
                                         ;20th
START_MONTH
              EQU
                     $06
                                         ;June
START_YEAR
              EQU
                     $98
                                         ;1998
```

*** RAM VARIA	BLES ****	* * * * * * * * * * * * * * * * * * * *	*******
* Buffer for	test read ORG	ling data from the DS13 RAM	307
BUF SECONDS	DB	1	;buffer on HC05 for seconds
	DB	1	; buffer on HC05 for hours
BUF DAY		1	
—	DB		; buffer on HC05 for the day
—	DB	1	; buffer on HC05 for the date
BUF_MONTH	DB	1	; buffer on HC05 for the month
BUF_YEAR	DB	1	;buffer on HC05 for the year
*** МАТИ БОЛШ	TND ****	* * * * * * * * * * * * * * * * * * * *	* * * * * * * * * * * * * * * * * * * *
MAIN ROUI			
*** * *** - 7	ORG	EPROM	;start at begining of EPROM
*** Intialize		1400	
START	lda	#\$03	;init SER_PORT
	sta	SER_PORT	
	lda	#\$03	;make SER_PORT pins outputs
	sta	DDRA	
*** DS1307 co	nfigurati	on	
		on SQW/OUT pin with 1	Hz signal
14111 011 0	jsr	START_SER	istart serial transmission
	JST	DIANI_DER	/Start Striar transmission
	lda	#DS1307_WRITE	;address the DS1307 device, write
		TXD	Address the DSISON device, write
	jsr		isond adduces of southers] was
	lda	#CONTROL	;send address of control reg
	jsr	TXD	
	lda	#\$10	;send config data
	jsr	TXD	
	jsr	STOP_SER	;stop serial transmission
*** 11			
*** Write Sta			
	jsr	START_SER	;start serial transmission
	lda	#DS1307_WRITE	;address the DS1307 device, write
	jsr	TXD	Address the DSISON device, write
	lda	#SECONDS	;start address of DS1307
	jsr	TXD	Start address of DSISO/
	lda	#START_SECONDS	;write seconds
			INTICE SECONDS
	jsr Ida	TXD	write minuted
	lda	#START_MINUTES	;write minutes
	jsr	TXD	turite bound
	lda	#START_HOURS	;write hours
	jsr	TXD	
	lda	#START_DAY	;write day
	jsr	TXD	
	lda	#START_DATE	;write date
	jsr	TXD	
	ĺda	#START_MONTH	;write month
	jsr	TXD	
	ĺda	#START_YEAR	;write year
	jsr	TXD	-
	jsr	STOP_SER	;stop serial transmission

AN1759

# **Application Note**

*** Read Time * Write start		away in HC05 time buff	er for verification
" WIILE SLAID	jsr	START_SER	;start serial transmission
	lda	#DS1307_WRITE	;address the DS1307 device, write
	jsr lda jsr	TXD #SECONDS TXD	;start address of DS1307 read
	jsr	STOP_SER	;stop serial transmission
* Read Time o	lata put jsr	in HC05 buffer START_SER	;start serial transmission
	lda jsr	#DS1307_READ TXD	;address the DS1307 device, read
	jsr sta jsr	RXD BUF_SECOND RXD	;read seconds, store to buffer
	sta jsr	BUF_MINUTES RXD	;read minutes, store to buffer
	sta jsr	BUF_HOURS RXD	;read hours, store to buffer
	sta jsr	BUF_DAY RXD	;read the day, store to buffer
	sta jsr	BUF_DATE RXD	;read the date, store to buffer
	sta jsr	BUF_MONTH RXD LAST	;read the month, store to buffer
	sta	BUF_YEAR	;read the year, store to buffer
	jsr	STOP_SER	;stop serial transmission
DUMMY	bra	DUMMY	;test sequence is over
		**************************************	***************************************
START_SER	bclr bclr rts	SDA, SER_PORT SCL, SER_PORT	;SDA=0 ;SCL=0
*** Sends out STOP_SER	Stop co bset bset rts	mmand on bus SCL,SER_PORT SDA,SER_PORT	;SCL=1 ;SDA=1
*** the DS130	)7, MSB f	tents of AccA and tran irst es to ERROR routine if #8T	
WRITE	asla bcc	Jl	;Carry bit = MSB
Jl	bset bra bclr brn	SDA, SER_PORT CLOCK_IT SDA, SER_PORT J1	;SDA=1 ;branch to clock_it ;SDA=0 ;evens it out

CLOCK_IT	bset bclr decx bne	SCL,SER_PORT SCL,SER_PORT WRITE	;SCL=1 ;SCL=0 ;decrement counter
* Check for A	CK bclr bset brclr	SDA,DDRA SCL,SER_PORT SDA,SER_PORT,J2	;SDA is input ;SCL=1 ;if SDA=0, slave ACK
ACK_ERROR	bra	ACK_ERROR	;no slave ACK, error loop
J2	bclr bset rts	SCL,SER_PORT SDA,DDRA	;SCL=0 ;SDA is output ;return from sub
*** Routine c *** 8 bit con *** Generates	tents are		from SDA, MSB first
RXD	bclr ldx	SDA, DDRA #8T	;make the SDA pin on J1A input ;set counter
READ J3	bset brclr rola bclr	SCL,SER_PORT SDA,SER_PORT,J3 SCL,SER_PORT	;SCL=1 ;carry bit = SDA ;put carry bit into AccA MSB ;SCL=0
* ACK back to	decx bne slave bset bclr bset bclr rts	READ SDA, DDRA SDA, SER_PORT SCL, SER_PORT SCL, SER_PORT	<pre>;decrement counter ;make the SDA pin on J1A output ;SDA=0 ;SCL=1 ;SCL=0 ;return from sub</pre>
*** 8 bit con	tents are	e DS1307 to read data e put in AccA back to slave, signals SDA,DDRA #8T	
read_last J4	bset brclr rola bclr	SCL,SER_PORT SDA,SER_PORT,J4 SCL,SER_PORT	;SCL=1 ;carry bit = SDA ;put carry bit into AccA MSB ;SCL=0
* NO ACK back	decx bne to slave bset bset bset bclr rts	READ_LAST SDA,DDRA SDA,SER_PORT SCL,SER_PORT SCL,SER_PORT	<pre>;decrement counter ;make the SDA pin on J1A output ;SDA=1 ;SCL=1 ;SCL=0 ;return from sub</pre>
*** VECTOR TA	BLE **** ORG DW	**************************************	************

AN1759

#### **Application Note**

#### References

*MC68HC705J1A Technical Data*, Freescale document order number MC68HC705J1A/D, 1996.

*M68HC05 Applications Guide*, Freescale document order number M68HC05AG/AD, 1996.

DS1307 Datasheet, Dallas Semiconductor, 1997.

#### How to Reach Us:

#### Home Page:

www.freescale.com

E-mail: support@freescale.com

#### **USA/Europe or Locations Not Listed:**

Freescale Semiconductor Technical Information Center, CH370 1300 N. Alma School Road Chandler, Arizona 85224 +1-800-521-6274 or +1-480-768-2130 support@freescale.com

#### Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) support@freescale.com

#### Japan:


Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

#### Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd. Technical Information Center 2 Dai King Street Tai Po Industrial Estate Tai Po, N.T., Hong Kong +800 2666 8080 support.asia@freescale.com

#### For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 1-800-441-2447 or 303-675-2140 Fax: 303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com





For More Information On This Product, Go to: www.freescale.com