


CMX7031 / CMX7041 – FI 2.0: Baseband Data Processor with Auxiliary System Clocks, ADCs and DACs

Features

- 4-level FSK modem
- Automatic frame sync detection
- Automatic preamble, frame sync insertion
- 2 x Auxiliary ADCs and 4 x Auxiliary DACs
- 3 x Analogue Inputs (Mic or Discriminator)
- C-BUS Serial Interface to Host μ Controller
- 2 RF Synthesisers (CMX7031 only)
- 4.8 and 9.6 kbits/s option
- Raw mode, data pump
- Auxiliary System Clock Outputs
- Tx Outputs for Two Point or I & Q Modulation
- Available in 48/64-pin LQFP & VQFN Packages
- Low-power (3.0V to 3.6V) Operation
- Flexible Powersave Modes
- Soft decision decoding option for use with a Vocoder



This document contains:



1 Brief Description

The CMX7031/CMX7041 FI-2.0 is a half-duplex 4-level FSK modem suitable for use in PMR/LMR radios. In conjunction with a suitable host controller and radio modules, this provides the digital baseband processing to implement a radio to satisfy the requirements of ETS 102 490 and EN 301 166 or EN 300 113.

The CMX7041 is identical in functionality to the CMX7031 with the exception that the two on-chip RF Synthesizers have been deleted, which enables it to be supplied in a smaller package.

Continued...

The device utilises CML's proprietary FirmASIC® component technology. On-chip sub-systems are configured by a Function Image™: this is a data file that is uploaded during device initialisation and defines the device's function and feature set. The Function Image™ can be loaded automatically from an external EEPROM or from a host µController over the built-in C-BUS serial interface. The device's functions and features can be enhanced by subsequent Function Image™ releases, facilitating in-the-field upgrades.

The same device can be loaded with FI-1.x to provide Analogue functionality including simultaneous processing of subaudio and inband signalling and audio band processing (with frequency inversion scrambling, companding and pre- or de-emphasis).

Other features include two Auxiliary ADC channels with four selectable inputs and up to four auxiliary DAC interfaces (with an optional RAMDAC on the first DAC output, to facilitate transmitter power ramping).

The device has flexible powersaving modes and is available in both LQFP and VQFN packages.

Note that text shown in pale grey indicates features that will be supported in future versions of the device.

This Datasheet is the first part of a two-part document comprising Datasheet and User Manual: the User Manual can be obtained by registering your interest in this product with your local CML representative.

CONTENTS

<u>Section</u>	<u>Page</u>
1 Brief Description.....	1
2 Block Diagram	6
3 Signal List.....	7
4 External Components	10
5 PCB Layout Guidelines and Power Supply Decoupling.....	13
6 General Description	15
6.1 CMX7031/CMX7041 FI 2.0 Features.....	15
6.2 Introduction.....	17
6.2.1 Modulation	17
6.2.2 Framing.....	19
6.2.3 FEC and Coding.....	19
6.2.4 Voice Coding	19
6.2.5 Radio Performance Requirements	19
7 Detailed Descriptions.....	20
7.1 Xtal Frequency	20
7.2 Host Interface	20
7.2.1 C-BUS Operation.....	20
7.3 Function Image™ Loading	22
7.3.1 FI Loading from Host Controller	22
7.3.2 FI Loading from EEPROM.....	24
7.4 Device Control	25
7.4.1 General Notes	25
7.4.2 Interrupt Operation	25
7.4.3 Signal Routing	25
7.4.4 Modem Control	26
7.4.5 Tx Mode.....	27
7.4.6 Rx Mode	28
7.4.7 Other Modem Modes.....	29
7.4.8 Data Transfer.....	29
7.5 Squelch Operation.....	30
7.6 GPIO Pin Operation.....	30
7.7 Audio Tone Facility	30
7.8 Auxiliary ADC Operation	31
7.9 Auxiliary DAC / RAMDAC Operation.....	31
7.10 Digital System Clock Generators	32
7.10.1 System Clock Operation	34
7.10.2 Main Clock Operation	34
7.11 Signal Level Optimisation.....	34
7.11.1 Transmit Path Levels	34
7.11.2 Receive Path Levels	34
7.12 Tx Spectrum Plots	34

7.13	C-BUS Register Summary	36
8	Performance Specification	37
8.1	Electrical Performance	37
8.1.1	Absolute Maximum Ratings.....	37
8.1.2	Operating Limits	38
8.1.3	Operating Characteristics.....	39
8.1.4	Parametric Performance.....	45
8.2	C-BUS Timing.....	46
8.3	Packaging.....	48

<u>Table</u>		<u>Page</u>
Table 1	Xtal/Clock Frequency Settings for Program Block 3.....	20
Table 2	BOOTEN Pin States	22
Table 3	Modem Mode Selection	26
Table 4	Modem Control Selection.....	26
Table 5	C-BUS Data Registers	30
Table 6	C-BUS Registers.....	36

<u>Figure</u>		<u>Page</u>
Figure 1	CMX7031 / 7041 Block Diagram	6
Figure 3	CMX7031 Recommended External Components	10
Figure 4	CMX7041 Recommended External Components	11
Figure 5	CMX7031 Power Supply and De-coupling	13
Figure 6	CMX7041 Power Supply and De-coupling	14
Figure 7	Digital Voice Rx and Tx Blocks.....	16
Figure 8	4FSK PRBS Waveform.....	17
Figure 9	Modulation Characteristics	18
Figure 10	C-BUS Transactions	21
Figure 11	FI Loading from Host	23
Figure 12	FI Loading from EEPROM.....	24
Figure 13	Tx Data Flow.....	28
Figure 14	Rx Data Flow	29
Figure 15	Digital Clock Generation Schemes.....	32
Figure 16	Tx Modulation Spectra - 4800bps.....	35
Figure 17	Tx Modulation Spectra - 9600bps.....	35
Figure 18	C-BUS Timing.....	46
Figure 19	Mechanical outline for 64-pad VQFN (Q1)	48
Figure 20	Mechanical outline for 64-pin LQFP (L9).....	48
Figure 21	Mechanical Outline of 48-pin VQFN (Q3).....	49
Figure 22	Mechanical Outline of 48-pin LQFP (L4)	49

Information in this data sheet should not be relied upon for final product design. It is always recommended that you check for the latest product datasheet version from the CML website: www.cmlmicro.com.

Note: This product is in development: Changes and additions will be made to this specification. Items marked TBD or left blank will be included in later issues.

Information in this data sheet should not be relied upon for final product design.

2 Block Diagram




Figure 1 CMX7031 / 7041 Block Diagram

3 Signal List

CMX7031 64-pin Q1 / L9	CMX7041 48-pin Q3 / L4	Signal Name	Type	Description
1	8	IRQN	OP	C-BUS: A 'wire-ORable' output for connection to the Interrupt Request input of the host. Pulled down to VSS(D) when active and is high impedance when inactive. An external pull-up resistor (R1) is required.
2	-	RF1 –	IP	RF Synthesizer #1 negative input.
3	-	RF1 +	IP	RF Synthesizer #1 positive input.
4	-	RFVss	PWR	The negative supply rail (ground) for the RF synthesizers.
5	-	CP1OUT	OP	1st Charge Pump output.
6	-	ISET1	IP	1st Charge Pump Current Set input.
7	-	RFVdd	PWR	The 2.5V positive supply rail for the RF synthesizers. This should be decoupled to RFVss by a capacitor mounted close to the device pins.
8	-	RF2 –	IP	RF Synthesizer #2 negative input.
9	-	RF2 +	IP	RF Synthesizer #2 positive input.
10	-	RFVss	PWR	The negative supply rail (ground) for the 2nd RF synthesizer.
11	-	CP2OUT	OP	2nd Charge Pump output.
12	-	ISET2	IP	2nd Charge Pump Current Set input.
13	-	CHARGE PUMP	PWR	The 3.3V positive supply rail for the RF charge pumps. This should be decoupled to RFVss by a capacitor mounted close to the device pins.
14	-	RF CLOCK	IP	RF Clock Input (common to both synthesizers) ¹ .
15	-	-	NC	Reserved – do not connect this pin.
16	-	-	NC	Reserved – do not connect this pin.
17	-	-	NC	Reserved – do not connect this pin.
18	9	VDEC	PWR	Internally generated 2.5V digital supply voltage. Must be decoupled to DVss by capacitors mounted close to the device pins. No other connections allowed, except for optional connection to RFVdd.
19	10	GPIO1	BI	General Purpose I/O pin (RxENA)
-	11	GPIOA	BI	General Purpose I/O pin (CMX7041 only)
-	12	GPIOB	BI	General Purpose I/O pin (CMX7041 only)
20	13	SYS CLK 1	OP	Synthesized Digital System Clock Output 1.
21	14	DVss	PWR	Digital Ground.
22	-	-	NC	Reserved – do not connect this pin.
23	15	GPIO2	BI	General Purpose I/O pin (TxENA)

¹ To minimise crosstalk, this signal should be connected to the same clock source as XTAL / CLOCK input. By default, this is connected internally at power-on, alternatively, this may be achieved by connecting the pin to the XTALN output when a 19.2MHz source is in use.

CMX7031 64-pin Q1 / L9	CMX7041 48-pin Q3 / L4	Signal Name	Type	Description
24	16	DISC	IP	Channel 1 inverting input.
25	17	DISCFB	OP	Channel 1 input amplifier feedback.
26	18	ALT	IP	Channel 2 inverting input.
27	19	ALTFB	OP	Channel 2 input amplifier feedback.
28	20	MICFB	OP	Channel 3 input amplifier feedback
29	21	MICIN	IP	Channel 3 inverting input
30	22	AVss	PWR	Analog Ground.
31	23	MOD1	OP	Modulator 1 output.
32	24	MOD2	OP	Modulator 2 output.
33	25	V _{BIAS}	OP	Internally generated bias voltage of about AV _{dd} /2, except when the device is in 'Powersave' mode when V _{BIAS} will discharge to AV _{ss} . Must be decoupled to AV _{ss} by a capacitor mounted close to the device pins. No other connections allowed.
34	26	AUDIO OUT	OP	Reserved for future use ² .
35	27	AUXADC1	IP	Auxiliary ADC input 1
36	28	AUXADC2	IP	Auxiliary ADC input 2
37	29	AUXADC3	IP	Auxiliary ADC input 3
38	30	AUXADC4	IP	Auxiliary ADC input 4
39	31	AV _{dd}	PWR	Analog +3.3V supply rail. Levels and thresholds within the device are proportional to this voltage. This pin should be decoupled to AV _{ss} by capacitors mounted close to the device pins.
40	32	AUXDAC1	OP	Auxiliary DAC output 1 / RAMDAC.
41	33	AUXDAC2	OP	Auxiliary DAC output 2.
42	34	AV _{ss}	PWR	Analog Ground.
43	35	AUXDAC3	OP	Auxiliary DAC output 3.
44	36	AUXDAC4	OP	Auxiliary DAC output 4.
-	37	DV _{ss}	PWR	Digital Ground.
45	38	V _{DEC}	PWR	Internally generated 2.5V supply voltage. Must be decoupled to DV _{ss} by capacitors mounted close to the device pins. No other connections allowed, except for the optional connection to RFV _{dd} .
46	39	XTAL / CLOCK	IP	input from the external clock source or Xtal
47	40	XTALN	OP	The output of the on-chip Xtal oscillator inverter. NC if external Clock used.

² The AUDIO OUT pin is not currently used in this FI, however it has been included here for compatibility with FI 1.x

CMX7031 64-pin Q1 / L9	CMX7041 48-pin Q3 / L4	Signal Name	Type	Description
48	41	DVdd	PWR	Digital +3.3V supply rail. This pin should be decoupled to DVss by capacitors mounted close to the device pins.
49	42	COMMAND DATA	IP	C-BUS: Serial data input from the μ C.
50	43	REPLY DATA	TS OP	C-BUS: A 3-state C-BUS serial data output to the μ C. This output is high impedance when not sending data to the μ C.
51	44	-	NC	Reserved – do not connect this pin.
52	45	DVss	PWR	Digital Ground.
53	-	-	NC	Reserved – do not connect this pin.
54	46	SERIAL CLOCK	IP	C-BUS: The C-BUS serial clock input from the μ C.
55	47	SYS CLK 2	OP	Synthesized Digital System Clock Output 2.
56	48	CSN	IP	C-BUS: The C-BUS chip select input from the μ C
57	-	-	NC	Reserved – do not connect this pin.
58	1	EPSI	OP	EEPROM Serial Interface: SPI bus Output.
59	2	EPSCLK	OP	EEPROM Serial Interface: SPI bus Clock.
60	3	EPSO	IP+PD	EEPROM Serial Interface: SPI bus Input.
61	4	EPSCSN	OP	EEPROM Serial Interface: SPI bus Chip Select.
62	5	BOOTEN1	IP+PD	Used in conjunction with BOOTEN2 to determine the operation of the bootstrap program.
63	6	BOOTEN2	IP+PD	Used in conjunction with BOOTEN1 to determine the operation of the bootstrap program.
64	7	DVss	PWR	Digital Ground.

Notes:

- IP = Input (+ PU/PD = internal pullup / pulldown resistor)
- OP = Output
- BI = Bidirectional
- TS OP = 3-state Output
- PWR = Power Connection
- NC = No Connection - should NOT be connected to any signal.

4 External Components




Figure 3 CMX7031 Recommended External Components




Figure 4 CMX7041 Recommended External Components

R1	100k Ω	C1	18pF	C11	See note 5	C21	10nF
R2	100k Ω	C2	18pF	C12	100pF	C22	10nF
R3	100k Ω	C3	10nF	C13	See note 5	C23	10 μ F
R4	100k Ω	C4	10 μ F	C14	100pF	C24	10nF
R5	See note 2	C5	1nF	C15	See note 5	C25	10nF
R6	100k Ω	C6	100pF	C16	200pF	C26	10 μ F
R7	See note 3	C7	100nF	C17	10 μ F		
R8	100k Ω	C8	100pF	C18	10nF	X1	6.144MHz
R9	See note 4	C9	100pF	C19	10nF		See note 1
R10	100k Ω	C10	<i>not used</i>	C20	10 μ F		

Resistors $\pm 5\%$, capacitors and inductors $\pm 20\%$ unless otherwise stated.

Notes:

- X1 can be a crystal or an external clock generator; this will depend on the application. The tracks between the crystal and the device pins should be as short as possible to achieve maximum stability and best start up performance. By default, a 6.144MHz crystal is assumed, other values could be used if the various internal clock dividers are set to appropriate values.
- R5 should be selected to provide the desired dc gain (assuming C11 is not present) of the discriminator input, as follows:

$$|\text{GAIN}_{\text{Disc}}| = 100\text{k}\Omega / R5$$

The gain should be such that the resultant output at the DISCFB pin is within the discriminator input signal range specified in 7.11.2.

- R7 should be selected to provide the desired dc gain (assuming C13 is not present) of the alternative input as follows:

$$|\text{GAIN}_{\text{Alt}}| = 100\text{k}\Omega / R7$$

The gain should be such that the resultant output at the ALTFB pin is within the alternative input signal range specified in 7.11.

- R9 should be selected to provide the desired dc gain (assuming C15 is not present) of the microphone input as follows:

$$|\text{GAIN}_{\text{Mic}}| = 100\text{k}\Omega / R9$$

The gain should be such that the resultant output at the MICFB pin is within the microphone input signal range specified in 7.11.1. For optimum performance with low signal microphones, an additional external gain stage may be required.

- C11, C13 and C15 should be selected to maintain the lower frequency roll-off of the microphone, alternative and discriminator inputs as follows:

$$C11 \geq 1.0\mu\text{F} \times |\text{GAIN}_{\text{Disc}}|$$

$$C13 \geq 1.0\mu\text{F} \times |\text{GAIN}_{\text{Alt}}|$$

$$C15 \geq 30\text{nF} \times |\text{GAIN}_{\text{Mic}}|$$

- ALT and ALTFB connections allow the user to have a second discriminator or microphone input. Component connections and values are as for the respective DISC and MIC networks. If this input is not required, the ALT pin should be connected to AVss.

5 PCB Layout Guidelines and Power Supply Decoupling




Figure 5 CMX7031 Power Supply and De-coupling

6 General Description

6.1 CMX7031/CMX7041 FI 2.0 Features

The CMX7031 / CMX7041 FI 2.0 is intended for use in half duplex digital two way mobile radio equipment using 4-level FSK modulation at 4800 or 9600 bits/s. The ability to re-load the device with FI 1.x allows the same platform to offer backwards compatibility with existing analogue radio systems. A flexible power control facility allows the device to be placed in its optimum powersave mode when not actively processing signals.

The device includes a crystal clock generator, with buffered output, to provide a common system clock if required.

A block diagram of the device is shown in Figure 1.

The signal processing blocks can be routed from any of the three audio / discriminator input pins.

Tx Functions:

- 72bit Tx data buffer
- Automatic Preamble, Frame Sync insertion simplifies host control
- 4 level FSK modulator
- RRC filtering
- RAMDAC operation
- TxENA hardware signal
- Two-point or I & Q modulation outputs

Rx Functions:

- Demodulator input with input amplifier and programmable gain adjustment
- 72bit Rx data buffer
- Automatic Frame Sync detection simplifies host control
- Selectable squelch source
- RRC filtering
- 4 level FSK de-modulator
- Hard or Soft data options
- RxENA hardware control signal

Auxiliary Functions:

- 2 programmable system clock outputs
- 2 auxiliary ADCs with four selectable input paths
- 4 auxiliary DACs, one with built-in programmable RAMDAC
- Audio Tone generator
- 2 RF PLL's (CMX7031 only)

Interface:

- Optimised C-BUS (4 wire high speed synchronous serial command / data bus) interface to host for control and data transfer
- Open drain IRQ to host
- Two GPIO pins (CMX7041 only)
- EEPROM boot mode
- C-BUS (host) boot mode




Figure 7 Digital Voice Rx and Tx Blocks

The paralleling of the Mic and Spkr connections is required if the CMX7031/CMX7041 is to provide full analogue PMR functionality, as provided in FI 1.x. The Audio Codec and Voice Codec functionality can also be provided by a suitable Vocoder product such as CML's RALCWI Vocoder CMX618 or DVSI's AMBE 2020 plus an Audio Codec chip.

The AuxADC can be used to detect the Squelch signal from the RF section, while still retaining a significant degree of power saving within the CMX7031/CMX7041 and obviating the need to wake the host up un-necessarily. The use of the programmable thresholds allows for user selection of squelch threshold settings programmed from the host. Preamble detection may be useful in situations where the channel is shared with an analogue system and allow the host to configure itself to receive either modulation.

Before any data is transmitted over the air, the initial data needs to be loaded from the host into the C-BUS TxData registers. The CMX7031/CMX7041 can be transmitting data from the modem while at the

same time receiving the next data block from the host. In Rx, the host needs to understand that there will be a delay from receiving the data over the air to the data arriving at its input while the CMX7031/CMX7041 filters and demodulates the incoming signal before presenting it to the output buffer. These buffering and coding processes will add delays to the overall data stream, which will add to the delays in transferring the data between the CMX7031/CMX7041 and the host and subsequently from the host to the Voice Codec.

In order to offer the best performance, the demodulator can be set to output soft-decision data compatible with the CMX618 and DVSI AMBE 2020 Vocoders during reception of voice payload data. This mode increases the Rx data rates over the host C-BUS by a factor of 4. The soft decision data is transferred as 4-bits, log-likelihood encoded.

This modem can run at either 4800bps or 9600bps. In the 9600bps mode, this will occupy a 12.5kHz bandwidth RF channel.

6.2 Introduction

This uses a 4FSK modulation scheme with an over-air bit rate of 4800bps (ie: 2400 symbols per second) compatible with the limits set in EN 301 166. For use on 12.5kHz channel spacing systems, the CMX7031/CMX7041 also offers a 9600bps (4800symbols per second) mode where EN 300 113 applies. See www.etsi.org for details of these standards.

6.2.1 Modulation

The 4 level FSK scheme running at 2400 symbols/s (4800 bits/s) can be used in order to fit inside a 6.25kHz channel bandwidth. RRC filters are implemented at both Tx and Rx. This mode uses a “deviation index” of 0.29 and a filter “alpha” of 0.2. The maximum frequency error is +/- 625Hz and can adapt to a maximum time base clock drift of 2ppm over the duration of a 180s (maximum) burst. Figure 9 is an extract from the ETS 102 490 standard showing the basic parameters of the 4FSK modulation system, symbol mapping and filtering requirements.

The 4800 symbols/s (9600 bits/s) mode is essentially the same, but with the timings modified by a factor of two.




Figure 8 4FSK PRBS Waveform




Figure 9 Modulation Characteristics

6.2.2 Framing

The CMX7031/CMX7041 uses a 72bit preamble and a 24 bit Frame Synch. The CMX7031/CMX7041 can look for two different Frame Synch patterns concurrently. Subsequent Frame Synchs within the data burst are used to make any timing corrections that maybe required. Both the preamble and Frame Synch's are user-programmable, see User Manual sections 10.1.25 bit 1 and 10.2.1

Once a valid header has been received, and the initial timing established, timing corrections can be derived from the following embedded synch patterns to cater for up to 180s of data and to recover from fading.

6.2.3 FEC and Coding

The CMX7031/CMX7041 does not implement any FEC, coding or interleaving.

6.2.4 Voice Coding

The CML CMX618 and the DVSI AMBE 2020 are suitable devices for this application.

In both cases, the Voice Decoder (in Rx mode) requires 4-bit log-likelihood encoded soft coded data from the modem. This increases the data rate by a factor of 4 in the Rx state.

6.2.5 Radio Performance Requirements

It should be noted that the CMX7031/CMX7041 is designed to process a demodulated 4FSK signal from a limiter / discriminator source, therefore for optimum performance, it is important that the demodulated signal is not significantly degraded by narrow filters and / or group delay distortion.

7 Detailed Descriptions

7.1 Xtal Frequency

The CMX7031/CMX7041 is designed to work with a Xtal or external frequency source of 6.144MHz. If this default configuration is not used, then Program Register Block 3 must be loaded with the correct values to ensure that the device will work to specification with the user specified clock frequency. A table of common values can be found in Table 1. Note the maximum Xtal frequency is 12.288MHz, although an external clock source of up to 24MHz can be used.

The register values in Table 1 are shown in hex, the default settings are shown in bold, and the settings which do not give an exact setting (but are within acceptable limits) are in italics. The new P3.2-3 settings take effect following the write to P3.3 (the settings in P3.4-7 are implemented on a change to Rx or Tx mode).

Table 1 Xtal/Clock Frequency Settings for Program Block 3

Program Register		External frequency source (MHz)								
			3.579	6.144	9.0592	12.0	12.8	16.368	16.8	19.2
P3.2	Idle	GP Timer	<i>\$0017</i>	\$0018	<i>\$0018</i>	\$0019	\$0019	<i>\$0018</i>	\$0019	\$0018
P3.3		VCO output and AUX clk divide	<i>\$0085</i>	\$0088	<i>\$010F</i>	<i>\$010F</i>	<i>\$0110</i>	<i>\$0095</i>	<i>\$0115</i>	<i>\$0099</i>
P3.4	Rx or Tx	Ref clk divide	<i>\$0043</i>	\$0040	\$00C6	\$007D	\$00C8	\$0155	\$015E	\$00C8
P3.5		PLL clk divide	<i>\$0398</i>	\$0200	\$0370	\$0200	\$0300	\$0400	\$0400	\$0200
P3.6		VCO output and AUX clk divide	<i>\$0140</i>	\$0140	\$0140	\$0140	\$0140	\$0140	\$0140	\$0140
P3.7		Internal ADC / DAC clk divide	<i>\$0808</i>	\$0808	\$0808	\$0808	\$0808	\$0808	\$0808	\$0808

7.2 Host Interface

A serial data interface (C-BUS) is used for command, status and data transfers between the CMX7031/CMX7041 and the host μ C; this interface is compatible with microwire, SPI. Interrupt signals notify the host μ C when a change in status has occurred and the μ C should read the status register across the C-BUS and respond accordingly. Interrupts only occur if the appropriate mask bit has been set. See section 7.4.2.


7.2.1 C-BUS Operation

This block provides for the transfer of data and control or status information between the CMX7031/CMX7041's internal registers and the host μ C over the C-BUS serial interface. Each transaction consists of a single Address byte sent from the μ C which may be followed by one or more Data byte(s) sent from the μ C to be written into one of the CMX7031/CMX7041's Write Only Registers, or one or more data byte(s) read out from one of the CMX7031/CMX7041's Read Only Registers, as illustrated in Figure 10.


Data sent from the μ C on the Command Data line is clocked into the CMX7031/CMX7041 on the rising edge of the Serial Clock input. Reply Data sent from the CMX7031/CMX7041 to the μ C is valid when the Serial Clock is high. The CSN line must be held low during a data transfer and kept high between transfers. The C-BUS interface is compatible with most common μ C serial interfaces and may also be easily implemented with general purpose μ C I/O pins controlled by a simple software routine.

The number of data bytes following an Address byte is dependent on the value of the Address byte. The most significant bit of the address or data are sent first. For detailed timings see section 8.2.

C-BUS Write:



C-BUS Read:







-  Data value unimportant
-  Repeated cycles
-  Either logic level valid (and may change)
-  Either logic level valid (but must not change from low to high)

Figure 10 C-BUS Transactions

Notes:

1. For Command byte transfers only the first 8 bits are transferred (\$01 = Reset).
2. For single byte data transfers only the first 8 bits of the data are transferred.
3. The CMD_DATA and REPLY_DATA lines are never active at the same time. The Address byte determines the data direction for each C-BUS transfer.
4. The Serial_Clock input can be high or low at the start and end of each C-BUS transaction.
5. The gaps shown between each byte on the CMD_DATA and REPLY_DATA lines in the above diagram are optional, the host may insert gaps or concatenate the data as required.

7.3 Function Image™ Loading

The Function Image™ (FI), which defines the operational capabilities of the device, may be obtained from the CML website, following registration, along with the appropriate Device Activation Codes and checksum values. This is in the form of a 'C' header file which can be included into the host controller software or programmed into an external EEPROM. The maximum possible size of Function Image™ is 46 kbytes, although a typical FI will be less than this. Note that the BOOTEN pins are only read at power-on or following a C-BUS General Reset and must remain stable throughout the FI loading process. Once the FI load has completed, the BOOTEN pins are ignored by the CMX7031 until the next power-up or C-BUS General Reset.

The BOOTEN pins are both fitted with internal 100k (approx.) pull down resistors.

For C-BUS load operation, both pins should be pulled high by connecting them to DV_{DD} either directly or via a 4k7 resistor (see Table 2).

For EEPROM load, only BOOTEN1 needs to be pulled high in a similar manner, however, if it is required to program the EEPROM in-situ from the host, either a jumper to DV_{DD} or a link to a host I/O pin should be provided to pull BOOTEN2 high when required (see Table 2).

Once the FI has been loaded, the CMX7031/CMX7041 performs these actions:-

- (1) the product identification code (\$7031 or \$7041) is reported in C-BUS register \$C5
- (2) the FI version code is reported in C-BUS register \$C9
- (3) the two 32-bit FI checksums are reported in C-BUS register pairs \$A9, \$AA and \$B8, \$B9
- (4) the device waits for the host to load the 32-bit Device Activation Code to C-BUS register \$C8
- (5) once activated, the device initialises fully, enters idle mode and becomes ready for use.

The checksums can be verified against the published values to ensure that the FI has loaded correctly. Once the FI has been activated, the checksum, product identification and version code registers are cleared and these values are no longer available. If an invalid activation code is loaded, the device will report the value \$DEAD in register \$A9 and become unresponsive to all further host commands (including General Reset).

Both the Device Activation Code and the checksum values are available from the CML Technical Portal.

Table 2 BOOTEN Pin States

	BOOTEN2	BOOTEN1
C-BUS Host load	1	1
reserved	1	0
EEPROM load	0	1
No FI load	0	0

Note: In the rare event that a General Reset needs to be issued without the requirement to re-load the FI, the BOOTEN pins must both be cleared to '0' before issuing the Reset command. The Checksum values will be reported and the Device Activation code will need to be sent in a similar manner as that shown in Figure 12. There will not be any FI loading delay. This assumes that a valid FI has been previously loaded and that V_{dd} has been maintained throughout the reset to preserve the data.

7.3.1 FI Loading from Host Controller

The FI can be included into the host controller software build and downloaded into the CMX7031/CMX7041 at power-up over the C-BUS interface. The BOOTEN pins must be set to the C-BUS load configuration, the CMX7031/CMX7041 powered up and placed into Program Mode, the data can then be sent directly over the C-BUS to the CMX7031/CMX7041.




Figure 11 FI Loading from Host

The download time is limited by the clock frequency of the C-BUS, with a 5MHz SCLK, it should take less than 500ms to complete.

7.3.2 FI Loading from EEPROM

The FI must be converted into a format for the EEPROM programmer (normally Intel Hex) and loaded into the EEPROM either by the host or an external programmer. The CMX7031/CMX7041 needs to have the BOOTEN pins set to EEPROM load, and then on power-on, or following a C-BUS General Reset, the CMX7031/CMX7041 will automatically load the data from the EEPROM without intervention from the host controller.




Figure 12 FI Loading from EEPROM

The CMX7031/CMX7041 has been designed to function with Atmel AT25HP512 devices, however other manufacturers parts may also be suitable. The time taken to load the FI is dependant on the Xtal frequency, with a 6.144MHz Xtal, it should load in less than 1 second.

7.4 Device Control

The CMX7031/CMX7041 can be set into the relevant mode to suit its environment. These modes are described in the following sections and are programmed over the C-BUS: either directly to operational registers or, for parameters that are not likely to change during operation, via the Programming register (\$C8).

For basic operation, enable the relevant hardware sections via the Power Down Control register, set the appropriate mode registers to the desired state, select the required Signal Routing, and then use the Mode Control register to place the device into Rx or Tx mode. To conserve power when the device is not actively processing a signal, place the device into Idle mode. Additional Power-saving can be achieved by disabling the unused hardware blocks, however, care must be taken not to disturb any sections that are automatically controlled. Note that the BIAS block must be enabled to allow any of the Input or Output blocks to function.

See:

- Power Down Control - \$C0 write
- Modem Control - \$C1 write
- Modem Config - \$C7 write

7.4.1 General Notes

In normal operation, the most significant registers, in addition to the TxData and RxData blocks, are:

- Modem Control - \$C1 write
- Status - \$C6 read
- Analogue Output Gain - \$B0 write
- Input Gain and Output Signal Routing - \$B1 write
- AuxData Write - \$C2 write

Setting the Mode register to either Rx or Tx will automatically increase the internal clock speed to its operational speed, whilst setting the Mode register to IDLE will automatically return the internal clock to a lower (powersaving) speed. To access the Program Blocks (through the Programming register, \$C8) the device MUST be in IDLE mode.

Under normal circumstances the CMX7031/CMX7041 manages the Main Clock Control automatically, using the default values loaded in Program Block 3.

7.4.2 Interrupt Operation

The CMX7031/CMX7041 will issue an interrupt on the IRQN line when the IRQ bit (bit 15) of the Status register and the IRQ Mask bit (bit 15) are both set to 1. The IRQ bit is set when the state of the interrupt flag bits in the Status register change from a 0 to 1 and the corresponding mask bit(s) in the Interrupt Mask register is(are) set. Enabling an interrupt by setting a mask bit (0→1) after the corresponding Status register bit has already been set to 1 will also cause the IRQ bit to be set.

All interrupt flag bits in the Status register, except the Programming Flag (bit 0), are cleared and the interrupt request is cleared following the command/address phase of a C-BUS read of the Status register. The Programming Flag bit is set to 1 only when it is permissible to write a new word to the Programming register. See:

- Status - \$C6 read
- Interrupt Mask - \$CE write

7.4.3 Signal Routing

The CMX7031/CMX7041 offers a flexible routing architecture, with three signal inputs, and a choice of two modulator configurations (to suit 2-point modulation or I & Q schemes) and a single Audio output.

See:

- Input Gain and Output Signal Routing - \$B1 write
- Modem Control - \$C1 write

- Modem Config - \$C7 write

The analogue gain / attenuation of each input and output can be set individually, with additional Fine Attenuation control available via the Programming registers.

See:

- Analogue Output Gain - \$B0 write
- Input Gain and Output Signal Routing - \$B1 write

In common with other FI's developed for the CMX7031/CMX7041, this device is equipped with two signal processing paths. However, in this implementation of the FI, Input 2 is not currently used and so should not be enabled. Input 1 should be routed to either of the three input sources (ALT, DISC or MIC). Output 1 and 2 are used to provide either 2-point or I&Q signals and should be routed to MOD1 and MOD2 as required.

7.4.4 Modem Control

The CMX7031 operates in one of three modes:

- IDLE
- Rx
- Tx

At power-on or following a Reset, the device will automatically enter IDLE mode, which allows for the maximum power-saving whilst still retaining the capability of monitoring the AuxADC inputs (if enabled). It is only possible to write to the Programming register whilst in IDLE mode.

See:

- Modem Control - \$C1 write

GPIO1 and 2 pins reflect bits 0 and 1 of the Modem Control register, as shown in Table 3. These can be used to drive external hardware without the host having to intervene. The CMX7041 also has two additional GPIO pins that are programmable under host control.

Table 3 Modem Mode Selection

Modem Control (\$C1) b1-0	Modem Mode	GPIO2	GPIO1
00	Idle – low power mode	1	1
01	Rx mode	1	0
10	Tx mode	0	1
11	reserved	1	1

Table 4 Modem Control Selection

4FSK Modem Control (\$C1) b7-4	Rx	Tx
0000	idle	idle
0001	reserved	reserved
0010	Rx 4FSK raw	Tx 4FSK raw
0011	Rx 4FSK eye	Tx 4FSK PRBS
0100	reserved	Tx 4FSK Preamble
0101	reserved	reserved
0110	Sync	Test
0111	Reset / abort	Reset / abort
1xxx	reserved	reserved

In Tx mode, the CMX7031/CMX7041 can be set to transmit data in a number of raw data modes as a data pump. The Modem Control bits should be configured in the same C-BUS write as the change in the Modem Mode bits. The Tx 4FSK raw command requires that a block of data has been loaded into the C-BUS TxData registers before executing the change in the Modem Mode bits to Tx. A DataRDY IRQ will

then be asserted and the host should supply a further 72 bits of payload data in the TxData registers. The CMX7031/CMX7041 will continue transmitting the payload data until the host resets the Mode bits to either Rx or IDLE, as appropriate.

In Rx mode the Rx signal is routed through Input 1. Data from the host is supplied to the host through the RxData registers and should be read in response to a DataRDY IRQ. The CMX7031/CMX7041 will continue decoding the input waveform until the host resets the Mode bits to either Tx or IDLE, as appropriate. A test mode to examine the Rx "EYE" is also provided.

7.4.5 Tx Mode

In Raw mode Tx operation, the pre-amble and FS1 are transmitted automatically (default values maybe changed by use of the Program Registers), and then data from the TxData Block is transmitted directly until the Mode is changed to Rx or Idle. The first block of data MUST be loaded into the TxData registers BEFORE executing the Modem Mode change to Tx. Data is transmitted MSB first.

The host should write the initial data to the C-BUS TxData registers and then set the modem mode to TxRaw and the Mode bits to Tx. As soon as the data has been read from the C-BUS TxData registers the DataRDY IRQ will be asserted.




Figure 13 Tx Data Flow

7.4.6 Rx Mode

In Raw mode Rx operation, once a valid FS has been detected, all following data received is loaded directly into the C-BUS RxData registers. This will continue until the Mode is changed to Idle or Tx, even if there is no valid signal at the input. On exiting Rx Mode, there may be a DataRdy IRQ pending which should be cleared by the host. Note that Raw Mode operation still requires the use of a valid Frame Sync pattern in order to derive timing information for the demodulator.

The device will update the C-BUS RxData registers with payload data as it becomes available, the host MUST respond to the DataRDY IRQ before the data is over-written by the modem. If “Soft” data mode has been selected, then the Payload Data in Rx mode will be coded as 4-bits of “Log Likelihood Ratio”

encoded data per bit. In this mode the host must service the DataRDY IRQ at 4 times the normal rate to avoid overflow conditions.




Figure 14 Rx Data Flow

7.4.7 Other Modem Modes

In Rx mode it is possible to output the received signal as an “EYE” diagram for test and alignment purposes. In this configuration, the filtered received signal is presented at the MOD1 pin and a trigger pulse at the MOD2 pin (derived directly from the xtal / clock source) to allow viewing on a suitable oscilloscope.

In Tx mode, a fixed PRBS sequence or a fixed preamble transmission is provided which can be used for test and alignment.

7.4.8 Data Transfer

The payload data is transferred to and from the host via a block of five Rx and Tx 16-bit C-BUS registers which allow up to 72 bits (9 bytes) of data to be transferred in sequence. The lowest 8 bits of the register block are reserved for a Byte Counter, Block ID and a Transaction Counter to allow the host to identify any data loss, and the remaining 72 bits hold the data to be transmitted / received. The byte count indicates how many bytes in the data block are valid and so reduces the need to perform a full 5 word C-BUS read / write if only small blocks of data need to be transferred.

Table 5 C-BUS Data Registers

C-BUS Address	Function	C-BUS address	Function
\$B5	Tx data 0-7 & info	\$B8	Rx data 0-7 & info
\$B6	Tx data 8-23	\$B9	Rx data 8-23
\$B7	Tx data 24-39	\$BA	Rx data 24-39
\$CA	Tx data 40-55	\$BB	Rx data 40-55
\$CB	Tx data 56-71	\$C5	Rx data 56-71

The Block ID is ignored in Raw Data mode, but should be set to 01 for consistency with future enhancements.

Bits 7 and 6 hold a Transaction Counter. This a two-bit counter that is incremented on every read / write of the Data Block. This is particularly useful to detect data underflow and overflow conditions. The counter increments modulo 4. The host must increment this counter on every write to the TxData block. If the CMX7031/CMX7041 identifies that a block has been written out of sequence, the Error IRQ will be asserted. The device detects that new data from the host is available by the change in the value of the Transaction Counter, therefore the host should ensure that all the data is available in the TxData block before updating this register (ie, it should be the last register the host writes to in any block transfer). In Rx mode, the CMX7031/CMX7041 will automatically increment the counter every time it writes to the RxData block, if the host identifies that a block has been written out of sequence, then it is likely that a data overflow condition has occurred and some data has been lost.

7.5 Squelch Operation

Many Limiter / Discriminator chips provide a noise-quieting squelch circuit around an op amp configured as a filter. This signal is conventionally passed to a comparator to provide a digital Squelch signal, which can be routed directly to one of the CMX7031/CMX7041's GPIO pins or to the host. However with the CMX7031/CMX7041, the comparator and threshold operations can be replaced by one of the AuxADC's with programmable thresholds and hysteresis operation. The Squelch signal is signalled to the host through the Modem Status Register and can be derived from a number of sources depending on the settings in the Modem Config Register:

See:

- Status - \$C6 read
- Modem Config - \$C7 write

7.6 GPIO Pin Operation

The CMX7031 provides 2 GPIO pins, the CMX7041 provides 4 GPIO pins, each pin can be configured as an input or an output, and in addition, GPIO1 and 2 can be configured to reflect the Tx / Rx state of the Mode Register (TxENA and RxENA). Note that if any of these pins are configured as the Squelch Input, then it should be set as an input.

See:

- Modem Config - \$C7 write

Note that when GPIO1 and 2 are in modes 10 and 11, they will not change state until the relevant Mode change has been executed. This is to allow the host sufficient time to load the relevant data buffers and the CMX7031 time to encode the data required prior to its transmission.

7.7 Audio Tone Facility

An Audio Tone Generator is provided for the host to generate keypad or alert tones. The frequency of the generator (between 300 and 3000Hz) is specified in b0:8 of the AuxData register.

See:

- AuxData Write - \$C2 write

7.8 Auxiliary ADC Operation

The inputs to the two Auxiliary ADCs can be independently routed to any of the Signal Input pins under control of the Signal Routing register, \$A7. Conversions will be performed as long as a valid input source is selected, to stop the ADCs, the input source should be set to "none". Register \$C0, b6, BIAS, must be enabled for Auxiliary ADC operation.

Averaging can be applied to the ADC readings by selecting the relevant bits in the Signal Routing register, \$A7, the length of the averaging is determined by the value in the Programming register (P3.0 and P3.1), and defaults to a value of 1. This is a rolling average system such that a proportion of the current data will be added to the last value. The proportion is determined by the value of the average counter in P3.0 and P3.1. For an average value of 0; 50% of the current value will be applied, for a value of 1 = 25%, 2 = 12.5% etc. The maximum useful value of this field is 8.

High and Low thresholds may be independently applied to both ADC channels (the comparison is applied after averaging, if this is enabled) and an IRQ generated as required (except in the case where the high threshold has been set below the low threshold). The thresholds are programmed via the AuxADC Threshold register, \$B5.

Auxiliary ADC data is read back in the AuxADC Data registers (\$A9 and \$AA) and includes the threshold status as well as the actual conversion data (subject to averaging, if enabled).

See:

- AuxADC config - \$A7 write
- AuxADC1 data - \$A9 read
- AuxADC2 data - \$AA read
- AuxADC threshold data - \$CD write

7.9 Auxiliary DAC / RAMDAC Operation

The four Auxiliary DAC channels are programmed via the AuxDAC Control register, \$A8. AuxDAC channel 1 may also be programmed to operate as a RAMDAC which will automatically output a pre-programmed profile at a programmed rate. The AuxDAC Control register, \$A8, with b12 set, controls this mode of operation. The default profile is a raised cosine (see Table 8), but this may be over-written with a user defined profile by writing to Programming register P3.10. The RAMDAC operation is only available in Tx mode and, to avoid glitches in the ramp profile, it is important not to change to IDLE or Rx mode whilst the RAMDAC is still ramping. The AuxDAC outputs hold the user-programmed level during a powersave operation if left enabled, otherwise they will return to zero. Note that access to all four AuxDACs is controlled by the AuxDAC Control register, \$A8, and therefore to update all AuxDACs requires four writes to this register. It is not possible to simultaneously update all four AuxDACs.

See:

- AuxDAC control / data - \$A8 write

7.10 Digital System Clock Generators




Figure 15 Digital Clock Generation Schemes

The CMX7031/CMX7041 includes a 2-pin crystal oscillator circuit. This can either be configured as an oscillator, as shown in section 5, or the XTAL input can be driven by an externally generated clock. The

crystal (Xtal) source frequency can go up to 12.288MHz (clock source frequency up to 24.576MHz), but a 6.144MHz Xtal is assumed by default for the functionality provided in the CMX7031/CMX7041.

7.10.1 System Clock Operation

Two System Clock outputs, SysClock1 Out and SysClock2 Out, are available to drive additional circuits, as required. These are digital phase locked loop (PLL) clocks that can be programmed via the System Clock registers with suitable values chosen by the user. The System Clock PLL Configure registers (\$AB and \$AD) control the values of the VCO Output divider and Main Divide registers, while the System Clock Ref. Configure registers (\$AC and \$AE) control the values of the Reference Divider and signal routing configurations. The PLLs are designed for a reference frequency of 96kHz. If not required, these clocks can be independently powersaved. The clock generation scheme is shown in the block diagram of Figure 15. Note that at power-on, these pins provide, by default, a clock which is equivalent to the XTAL frequency, however in the CMX7041, the output is inhibited until enabled by a host command over the C-BUS.

See:

- System CLK 1 and 2 PLL data - \$AB, \$AD write
- System CLK 1 and 2 REF - \$AC and \$AE write

7.10.2 Main Clock Operation

A digital PLL is used to create the Main Clock (nominally 24.576MHz) for the internal sections of the CMX7031/CMX7041. At the same time, other internal clocks are generated by division of either the XTAL Reference Clock or the Main Clock. These internal clocks are used for determining the sample rates and conversion times of A-to-D and D-to-A converters, running a General Purpose Timer and the signal processing block. In particular, it should be noted that in IDLE mode the setting of the GP Timer divider directly affects the C-BUS latency (with the default values this is nominally 250µs).

The CMX7031/CMX7041 defaults to the settings appropriate for a 6.144MHz Xtal, however if other frequencies are to be used then the Program Block registers P3.2 to P3.6 will need to be programmed appropriately at power-on. A table of common values is provided in Table 1. The C-BUS registers \$BC and \$BD are controlled automatically by the FI and must not be accessed directly by the user.

See:

- Program Block 3 – AuxDAC, RAMDAC and Clock control:

7.11 Signal Level Optimisation

The internal signal processing of the CMX7031/CMX7041 will operate with wide dynamic range and low distortion only if the signal level at all stages in the signal processing chain is kept within the recommended limits. For a device working from a 3.3V ±10% supply, the maximum signal level which can be accommodated without distortion is $[(3.3 \times 90\%) - (2 \times 0.3V)]$ Volts pk-pk = 838mV rms, assuming a sine wave signal. This should not be exceeded at any stage.

7.11.1 Transmit Path Levels

For the maximum signal out of the MOD1 and MOD2 attenuators, the signal level at the output of the Modem block is set to be 0dB, The Fine Output adjustment has a maximum attenuation of 1.8dB and no gain, whereas the Coarse Output adjustment has a variable attenuation of up to +44.8dB and no gain.

7.11.2 Receive Path Levels

The Fine Input adjustment has a maximum attenuation of 3.5dB and no gain, whereas the Coarse Input adjustment has a variable gain of up to +22.4dB and no attenuation. With the lowest gain setting (0dB), the maximum allowable input signal level at the DiscFB pin would be 883mV rms. This signal level is an absolute maximum, which should not be exceeded anywhere in the signal processing chain if severe distortion is to be avoided.

7.12 Tx Spectrum Plots

The following figures show the Tx spectrum when using a suitable signal generator as measured on a spectrum analyser. In both cases the internal PRBS generator was used. Note that the I&Q mode is

sensitive to variations in DC offset in the modulation path and these must be minimised to keep the residual AM to an acceptable level.




Figure 16 Tx Modulation Spectra - 4800bps




Figure 17 Tx Modulation Spectra - 9600bps

7.13 C-BUS Register Summary

Table 6 C-BUS Registers

ADDR. (hex)		REGISTER	Word Size (bits)
\$01	W	C-BUS RESET	0
\$A7	W	AuxADC Config	16
\$A8	W	AuxDAC Data and Control	16
\$A9	R	AuxADC1 Data and Status / Checksum 2 hi	16
\$AA	R	AuxADC2 Data and Status / Checksum 2 lo	16
\$AB	W	System Clk 1 PLL configure	16
\$AC	W	System Clk 1 Ref configure	16
\$AD	W	System Clk 2 PLL configure	16
\$AE	W	System Clk 2 Ref configure	16
\$AF		Reserved	
\$B0	W	Analog Output Gain	16
\$B1	W	Input Gain and Signal Routing	16
\$B2		Reserved	
\$B3		Reserved	
\$B4		Reserved	
\$B5	W	TxDATA 0	16
\$B6	W	TxDATA 1	16
\$B7	W	TxDATA 2	16
\$B8	R	RxDATA 0 / Checksum 1 hi	16
\$B9	R	RxDATA 1 / Checksum 1 lo	16
\$BA	R	RxDATA 2	16
\$BB	R	RxDATA 3	16
\$BC	W	Main CLK PLL configure – reserved	16
\$BD	W	Main CLK Ref configure – reserved	16
\$BE		Reserved	
\$BF		Reserved	
\$C0	W	Power-Down Control	16
\$C1	W	Mode Control	16
\$C2	W	AuxData write	16
\$C3		Reserved	
\$C5	R	Rx Data 4	16
\$C6	R	IRQ Status	16
\$C7	W	Modem Config	16
\$C8	W	Programming Register	16
\$C9	R	Modem Status	16
\$CA	W	Tx Data 3	16
\$CB	W	Tx Data 4	16
\$CC	R	AuxData read	16
\$CD	W	AuxADC Thresholds	16
\$CE	W	Interrupt Mask	16
\$CF		Reserved	

All other C-BUS addresses (including those not listed above) are either reserved for future use or allocated for production testing and must not be accessed in normal operation.

8 Performance Specification

8.1 Electrical Performance

8.1.1 Absolute Maximum Ratings

Exceeding these maximum ratings can result in damage to the device.

	Min.	Max.	Unit
Supply: $DV_{DD} - DV_{SS}$	-0.3	4.5	V
$AV_{DD} - AV_{SS}$	-0.3	4.5	V
Voltage on any pin to DV_{SS}	-0.3	$DV_{DD} + 0.3$	V
Voltage on any pin to AV_{SS}	-0.3	$AV_{DD} + 0.3$	V
Current into or out of any power supply pin (excluding V_{BIAS}) (i.e. V_{DEC} , AV_{DD} , AV_{SS} , DV_{DD} or DV_{SS})	-30	+30	mA
Current into or out of any other pin	-20	+20	mA
Voltage differential between power supplies:			
DV_{DD} and AV_{DD}	0	0.3	V
DV_{SS} and AV_{SS}	0	50	mV

L9 Package (64-pin LQFP)	Min.	Max.	Unit
Total Allowable Power Dissipation at $T_{amb} = 25^{\circ}\text{C}$	-	668	mW
... Derating	-	6	mW/ $^{\circ}\text{C}$
Storage Temperature	-55	+125	$^{\circ}\text{C}$
Operating Temperature	-40	+85	$^{\circ}\text{C}$

Q1 Package (64-pin VQFN)	Min.	Max.	Unit
Total Allowable Power Dissipation at $T_{amb} = 25^{\circ}\text{C}$	-	1410	mW
... Derating	-	14	mW/ $^{\circ}\text{C}$
Storage Temperature	-55	+125	$^{\circ}\text{C}$
Operating Temperature	-40	+85	$^{\circ}\text{C}$

L4 Package (48-pin LQFP)	Min.	Max.	Unit
Total Allowable Power Dissipation at $T_{amb} = 25^{\circ}\text{C}$	-	668	mW
... Derating	-	6	mW/ $^{\circ}\text{C}$
Storage Temperature	-55	+125	$^{\circ}\text{C}$
Operating Temperature	-40	+85	$^{\circ}\text{C}$

Q3 Package (48-pin VQFN)	Min.	Max.	Unit
Total Allowable Power Dissipation at $T_{amb} = 25^{\circ}\text{C}$	-	1410	mW
... Derating	-	14	mW/ $^{\circ}\text{C}$
Storage Temperature	-55	+125	$^{\circ}\text{C}$
Operating Temperature	-40	+85	$^{\circ}\text{C}$

8.1.2 Operating Limits

Correct operation of the device outside these limits is not implied.

	Notes	Min.	Max.	Unit
Supply Voltage:				
DVDD – DVSS		3.0	3.6	V
AVDD – AVSS		3.0	3.6	V
VDEC – DVSS	12	2.25	2.75	V
Operating Temperature		–40	+85	°C
XTAL/CLK Frequency (using a Xtal)	11	4.0	12.288	MHz
XTAL/CLK Frequency (using an external clock)	11	4.0	24.576	MHz

- Notes:**
- 11 Nominal XTAL/CLK frequency is 6.144MHz.
 - 12 The VDEC supply is automatically derived from DVDD by the on-chip voltage regulator.

8.1.3 Operating Characteristics

For the following conditions unless otherwise specified:

External components as recommended in Figure 4.

Maximum load on digital outputs = 30pF.

Xtal Frequency = 6.144MHz \pm 0.01% (100ppm); Tamb = -40°C to +85°C.

AV_{DD} = DV_{DD} = 3.3V.

V_{DEC} = 2.5V

Reference Signal Level = 308mV rms at 1kHz with AV_{DD} = 3.3V.

Signal levels track with supply voltage, so scale accordingly.

Signal to Noise Ratio (SNR) in bit rate bandwidth.

Input stage gain = 0dB. Output stage attenuation = 0dB.

Current consumption figures quoted in this section apply to the device when loaded with FI 2.0 only. The use of other Function Images™, can modify the current consumption of the device.

DC Parameters	Notes	Min.	Typ.	Max.	Unit
Supply Current	21				
All Powersaved					
DI _{DD}		–	8	100	μA
AI _{DD}		–	4	20	μA
IDLE Mode	22				
DI _{DD}		–	1.4	TBD	mA
AI _{DD}	23	–	1.6	TBD	mA
Rx Mode	22				
DI _{DD} (4800bps – search for FS)		–	4.7	TBD	mA
DI _{DD} (9600bps – search for FS)		–	7.5	TBD	mA
DI _{DD} (4800bps – FS found)		–	2.8	TBD	mA
DI _{DD} (9600bps – FS found)		–	3.7	TBD	mA
AI _{DD}		–	1.6	TBD	mA
Tx Mode	22				
DI _{DD} (4800bps – 2-point)		–	4.3	TBD	mA
DI _{DD} (9600bps – 2-point)		–	5.2	TBD	mA
DI _{DD} (4800bps – I&Q)		–	5.4	TBD	mA
DI _{DD} (9600bps – I&Q)		–	7.3	TBD	mA
AI _{DD} (AV _{DD} = 3.3V)		–	1.5	TBD	mA
Additional current for each Auxiliary					
System Clock (output running at 4MHz)					
DI _{DD} (DV _{DD} = 3.3V, V _{DEC} = 2.5V)		–	250	–	μA
Additional current for each Auxiliary ADC					
DI _{DD} (DV _{DD} = 3.3V, V _{DEC} = 2.5V)		–	50	–	μA
Additional current for each Auxiliary DAC					
AI _{DD} (AV _{DD} = 3.3V)		–	200	–	μA

Notes:	21	Not including any current drawn from the device pins by external circuitry.
	22	System Clocks, Auxiliary circuits disabled, but all other digital circuits (including the Main Clock PLL) enabled.
	23	May be further reduced by power-saving unused sections

DC Parameters (continued)	Notes	Min.	Typ.	Max.	Unit
XTAL/CLK	25				
Input Logic '1'		70%	–	–	DV _{DD}
Input Logic '0'		–	–	30%	DV _{DD}
Input current (Vin = DV _{DD})		–	–	40	µA
Input current (Vin = DV _{SS})		–40	–	–	µA
C-BUS Interface and Logic Inputs					
Input Logic '1'		70%	–	–	DV _{DD}
Input Logic '0'		–	–	30%	DV _{DD}
Input Leakage Current (Logic '1' or '0')		–1.0	–	1.0	µA
Input Capacitance		–	–	7.5	pF
C-BUS Interface and Logic Outputs					
Output Logic '1'	(I _{OH} = 120µA)	90%	–	–	DV _{DD}
	(I _{OH} = 1mA)	80%	–	–	DV _{DD}
Output Logic '0'	(I _{OL} = 360µA)	–	–	10%	DV _{DD}
	(I _{OL} = -1.5mA)	–	–	15%	DV _{DD}
"Off" State Leakage Current		–	–	10	µA
IRQN (V _{out} = DV _{DD})		–1.0	–	+1.0	µA
REPLY_DATA (output HiZ)		–1.0	–	+1.0	µA
V_{BIAS}	26				
Output voltage offset wrt AV _{DD} /2 (I _{OL} < 1µA)		–	±2%	–	AV _{DD}
Output impedance		–	22	–	kΩ

Notes: 25 Characteristics when driving the XTAL/CLK pin with an external clock source.
26 Applies when utilising V_{BIAS} to provide a reference voltage to other parts of the system. When using V_{BIAS} as a reference, V_{BIAS} must be buffered. V_{BIAS} must always be decoupled with a capacitor as shown in Figure 4.

AC Parameters	Notes	Min.	Typ.	Max.	Unit
XTAL/CLK Input					
'High' pulse width	31	15	–	–	ns
'Low' pulse width	31	15	–	–	ns
Input impedance (at 6.144MHz)					
Powered-up	Resistance	–	150	–	k Ω
	Capacitance	–	20	–	pF
Powered-down	Resistance	–	300	–	k Ω
	Capacitance	–	20	–	pF
Xtal start up (from powersave)		–	400	–	ms
Auxiliary System Clk 1/2 Outputs					
XTAL/CLK input to CLOCK_OUT timing:					
(in high to out high)	32	–	15	–	ns
(in low to out low)	32	–	15	–	ns
'High' pulse width	33	76	81.38	87	ns
'Low' pulse width	33	76	81.38	87	ns
V_{BIAS}					
Start up time (from powersave)		–	30	–	ms
Microphone, Alternative and Discriminator Inputs (MIC, ALT, DISC)					
Input impedance	34	–	1	–	M Ω
Maximum Input Level (pk-pk)	35	–	–	80%	AV _{DD}
Load resistance (feedback pins)		80	–	–	k Ω
Amplifier open loop voltage gain (I/P = 1mV rms at 100Hz)		–	60	–	dB
Unity gain bandwidth		–	1.0	–	MHz
Programmable Input Gain Stage					
Gain (at 0dB)	36	–0.5	0	+0.5	dB
Cumulative Gain Error (wrt attenuation at 0dB)	37	–1.0	0	+1.0	dB

Notes:	31	Timing for an external input to the XTAL/CLK pin.
	32	XTAL/CLK input driven by an external source.
	33	6.144MHz XTAL fitted and 6.144MHz output selected.
	34	With no external components connected
	35	Centered about AV _{DD} /2; after multiplying by the gain of input circuit (with external components connected).
	36	Gain applied to signal at output of buffer amplifier: DiscFB, AltFB or MicFB
	37	Design Value. Overall attenuation input to output has a tolerance of 0dB \pm 1.0dB

AC Parameters	Notes	Min.	Typ.	Max.	Unit
Modulator Outputs 1/2 and Audio Output (MOD 1, MOD 2, AUDIO)					
Power-up to output stable	41	–	50	100	µs
Modulator Attenuators					
Attenuation (at 0dB)	43	–1.0	0	+1.0	dB
Cumulative Attenuation Error (wrt attenuation at 0dB)		–0.6	0	+0.6	dB
Output Impedance	42	–	600	–	Ω
	42	–	500	–	kΩ
Output current range ($AV_{DD} = 3.3V$)		–	–	±125	µA
Output voltage range	44	0.5	–	$AV_{DD} - 0.5$	V
Load resistance		20	–	–	kΩ
Audio Attenuator					
Attenuation (at 0dB)	43	–1.0	0	+1.0	dB
Cumulative Attenuation Error (wrt attenuation at 0dB)		–1.0	0	+1.0	dB
Output Impedance	42	–	600	–	Ω
	42	–	500	–	kΩ
Output current range ($AV_{DD} = 3.3V$)		–	–	±125	µA
Output voltage range	44	0.5	–	$AV_{DD} - 0.5$	V
Load resistance		20	–	–	kΩ

- Notes:**
- 41 Power-up refers to issuing a C-BUS command to turn on an output. These limits apply only if V_{BIAS} is on and stable. At power supply switch-on, the default state is for all blocks, except the XTAL and C-BUS interface, to be in placed in powersave mode.
- 42 Small signal impedance, at $AV_{DD} = 3.3V$ and $T_{amb} = 25^{\circ}C$.
- 43 With respect to the signal at the feedback pin of the selected input port.
- 44 Centered about $AV_{DD}/2$; with respect to the output driving a $20k\Omega$ load to $AV_{DD}/2$.

AC Parameters (cont.)	Notes	Min.	Typ.	Max.	Unit
Auxiliary Signal Inputs (Aux ADC 1 to 4)					
Source Output Impedance	51	–	–	24	k Ω
Auxiliary 10 Bit ADCs					
Resolution		–	10	–	Bits
Maximum Input Level (pk-pk)	54	–	–	80%	AV _{DD}
Conversion time	52	–	62.4	–	μ s
Input impedance					
Resistance		–	10	–	M Ω
Capacitance		–	5	–	pF
Zero error (input offset to give ADC output = 0)	}	0	–	\pm 10	mV
Integral Non-linearity		–	–	\pm 3	LSBs
Differential Non-linearity	53	–	–	\pm 1	LSBs
Auxiliary 10 Bit DACs					
Resolution		–	10	–	Bits
Maximum Output Level (pk-pk), no load	54	80%	–	–	AV _{DD}
Zero error (output offset from a DAC input = 0)	}	0	–	\pm 10	mV
Resistive Load		5	–	–	–
Integral Non-linearity		–	–	\pm 4	LSBs
Differential Non-linearity	53	–	–	\pm 1	LSBs

Notes:	51	Denotes output impedance of the driver of the auxiliary input signal, to ensure < 1 bit additional error under nominal conditions.
	52	With an auxiliary clock frequency of 6.144MHz.
	53	Guaranteed monotonic with no missing codes.
	54	Centred about AV _{DD} /2.

AC Parameters (cont.)	Notes	Min.	Typ.	Max.	Unit
<i>Reference Clock Input</i>					
Input Logic '1'	62	70%	–	–	V _{DD}
Input Logic '0'	62	–	–	30%	V _{DD}
Frequency		5.0	19.2	40.0	MHz
Divide ratios (R)	63	1	–	8192	

Notes: 62 Square wave input.
63 Separate dividers provided for each PLL.

8.1.4 Parametric Performance

For the following conditions unless otherwise specified:

External components as recommended in Figure 4.

Maximum load on digital outputs = 30pF.

Xtal Frequency = 6.144MHz \pm 0.01% (100ppm); Tamb = -40°C to +85°C.

AV_{DD} = DV_{DD} = 3.0V to 3.6V.

Reference Signal Level = 308mV rms at 1kHz with AV_{DD} = 3.3V.

Signal levels track with supply voltage, so scale accordingly.

Signal to Noise Ratio (SNR) in bit rate bandwidth.

Input stage gain = 0dB, Output stage attenuation = 0dB.

All figures quoted in this section apply to the device when loaded with FI 2.0 only. The use of other Function Images™, can modify the parametric performance of the device.

AC Parameters (cont.)	Notes	Min.	Typ.	Max.	Unit
Modem symbol rate		2400		4800	sym s ⁻¹
Modulation			4-FSK		
Filter RRC alpha			0.2		
Tx mod accuracy					% RMS
Tx bit rate accuracy					ppm
Tx output level (MOD1, MOD2, 2-point)	64		2.88		Vpk-pk
Tx output level (MOD1, MOD2, I&Q)	64		2.20		Vpk-pk
Tx adjacent channel power (MOD1, MOD2, prbs)	65	-60			dB
Rx sensitivity (BER 2400 sym s ⁻¹)	66				
Rx sensitivity (BER 4800 sym s ⁻¹)	66				
Rx co-channel rejection		10			dB
Rx input level				838	mVrms
Rx input DC offset		0.5		V _{dd} -0.5	V

Notes:

- 64 Transmitting continuous default preamble
 65 Measured as per EN 301 166 or EN300 113 as appropriate
 66 Measured at base-band – radio design will affect ultimate product performance

8.2 C-BUS Timing





Figure 18 C-BUS Timing

C-BUS Timing	Notes	Min.	Typ.	Max.	Unit
t_{CSE}	CSN Enable to SClk high time	100	–	–	ns
t_{CSH}	Last SClk high to CSN high time	100	–	–	ns
t_{LOZ}	SClk low to ReplyData Output Enable Time	0.0	–	–	ns
t_{HIz}	CSN high to ReplyData high impedance	–	–	1.0	μ s
t_{CSOFF}	CSN high time between transactions	1.0	–	–	μ s
t_{NXT}	Inter-byte time	200	–	–	ns
t_{CK}	SClk cycle time	200	–	–	ns
t_{CH}	SClk high time	100	–	–	ns
t_{CL}	SClk low time	100	–	–	ns
t_{CDS}	Command Data setup time	75	–	–	ns
t_{CDH}	Command Data hold time	25	–	–	ns
t_{RDS}	Reply Data setup time	50	–	–	ns
t_{RDH}	Reply Data hold time	0	–	–	ns

- Notes:**
1. Depending on the command, 1 or 2 bytes of COMMAND DATA are transmitted to the peripheral MSB (Bit 7) first, LSB (Bit 0) last. REPLY DATA is read from the peripheral MSB (Bit 7) first, LSB (Bit 0) last.
 2. Data is clocked into the peripheral on the rising SERIAL_CLOCK edge.
 3. Commands are acted upon at the end of each command (rising edge of CSN).
 4. To allow for differing μ C serial interface formats C-BUS compatible ICs are able to work with SERIAL_CLOCK pulses starting and ending at either polarity.
 5. Maximum 30pF load on IRQN pin and each C-BUS interface line.

These timings are for the latest version of C-BUS and allow faster transfers than the original C-BUS timing specification. The CMX7032/CMX7041 can be used in conjunction with devices that comply with the slower timings, subject to system throughput constraints.

8.3 Packaging



The underside of the package has an exposed metal pad which can be soldered to the pcb to enhance the thermal conductivity and mechanical strength of the package fixing. Where advised, an electrical connection to this metal pad may also be required

Figure 19 Mechanical outline for 64-pad VQFN (Q1)

Order as part no. CMX7031Q1





Figure 20 Mechanical outline for 64-pin LQFP (L9)

Order as part no. CMX7031L9



The underside of the package has an exposed metal pad which can be soldered to the pcb to enhance the thermal conductivity and mechanical strength of the package fixing. Where advised, an electrical connection to this metal pad may also be required

Figure 21 Mechanical Outline of 48-pin VQFN (Q3)

Order as part no. CMX7041Q3




Figure 22 Mechanical Outline of 48-pin LQFP (L4)

Order as part no. CMX7041L4

Infinite Capabilities . . .

FirmASIC[®]

. . . Maximum Flexibility

About FirmASIC[®]

CML's proprietary FirmASIC[®] component technology reduces cost, time to market and development risk, with increased flexibility for the designer and end application. FirmASIC[®] combines Analogue, Digital, Firmware and Memory technologies in a single silicon platform that can be focused to deliver the right feature mix, performance and price for a target application family. Specific functions of a FirmASIC[®] device are determined by uploading its Function Image™ during device initialization. New Function Images™ may be later provided to supplement and enhance device functions, expanding or modifying end-product features without the need for expensive and time-consuming design changes. FirmASIC[®] devices provide significant time to market and commercial benefits over Custom ASIC, Structured ASIC, FPGA and DSP solutions. They may also be exclusively customised where security or intellectual property issues prevent the use of Application Specific Standard Products (ASSP's).



Handling precautions: This product includes input protection, however, precautions should be taken to prevent device damage from electro-static discharge. CML does not assume any responsibility for the use of any circuitry described. No IPR or circuit patent licences are implied. CML reserves the right at any time without notice to change the said circuitry and this product specification. CML has a policy of testing every product shipped using calibrated test equipment to ensure compliance with this product specification. Specific testing of all circuit parameters is not necessarily performed.

www.cmlmicro.com

[For FAQs see: www.cmlmicro.com/products/faqs/](http://www.cmlmicro.com/products/faqs/)

[For a full data sheet listing see: www.cmlmicro.com/products/datasheets/download.htm](http://www.cmlmicro.com/products/datasheets/download.htm)

[For detailed application notes: www.cmlmicro.com/products/applications/](http://www.cmlmicro.com/products/applications/)

 <p>CML Microcircuits (UK) Ltd COMMUNICATION SEMICONDUCTORS</p>	 <p>CML Microcircuits (USA) Inc. COMMUNICATION SEMICONDUCTORS</p>	 <p>CML Microcircuits (Singapore) Pte Ltd COMMUNICATION SEMICONDUCTORS</p>	
<p>Oval Park, Langford, Maldon, Essex, CM9 6WG - England.</p> <p>Tel: +44 (0)1621 875500 Fax: +44 (0)1621 875600</p> <p>Sales: sales@cmlmicro.com</p> <p>Technical Support: techsupport@cmlmicro.com</p>	<p>4800 Bethania Station Road, Winston-Salem, NC 27105 - USA.</p> <p>Tel: +1 336 744 5050, 800 638 5577 Fax: +1 336 744 5054</p> <p>Sales: us.sales@cmlmicro.com</p> <p>Technical Support: us.techsupport@cmlmicro.com</p>	<p>No 2 Kallang Pudding Road, #09 - 05/06 Mactech Industrial Building, Singapore 349307</p> <p>Tel: +65 6745 0426 Fax: +65 6745 2917</p> <p>Sales: sg.sales@cmlmicro.com</p> <p>Technical Support: sg.techsupport@cmlmicro.com</p>	<p>No. 218, Tian Mu Road West, Tower 1, Unit 1008, Shanghai Kerry Everbright City, Zhabei, Shanghai 200070, China.</p> <p>Tel: +86 21 6317 4107 +86 21 6317 8916 Fax: +86 21 6317 0243</p> <p>Sales: cn.sales@cmlmicro.com.cn</p> <p>Technical Support: sg.techsupport@cmlmicro.com</p>