
# DUAL D FLIP-FLOP WITH SET AND RESET

High-Speed Silicon-Gate CMOS

The IN74ACT74 is identical in pinout to the LS/ALS74, HC/HCT74. The IN74ACT74 may be used as a level converter for interfacing TTL or NMOS outputs to High Speed CMOS inputs.

This device consists of two D flip-flops with individual Set, Reset, and Clock inputs. Information at a D-input is transferred to the corresponding Q\_output on the next positive going edge of the clock input. Both Q and Q outputs are available from each flip-flop. The Set and Reset inputs are asynchronous.


- TTL/NMOS Compatible Input Levels
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 4.5 to 5.5 V
- Low Input Current: 1.0 μA; 0.1 μA @ 25°C
- Outputs Source/Sink 24 mA



#### **ORDERING INFORMATION**

IN74ACT74N Plastic IN74ACT74D SOIC T<sub>A</sub> = -40° to 85° C for all packages

#### **PIN ASSIGNMENT**




## FUNCTION TABLE


Inputs				Outputs	
Set	Rese	Clock	Data	Q	Ø
	t				
L	Η	Χ	Х	Н	L
Н	┙	Χ	X	L	Ι
L	┙	Χ	Χ	H	Ť
Н	Ι	\	Н	Н	L
Н	Ι	\	L	L	Ι
Н	Ι	Ш	Χ	No Change	
Н	Ι	Ι	Χ	No Change	
Н	Н	/	Χ	No Change	

\*Both outputs will remain high as long as Set and Reset are low, but the output states are unpredictable if Set and Reset go high simultaneously.

X = don't care

#### **LOGIC DIAGRAM**





PIN 14 = $V_{CC}$ PIN 7 = GND

### IN74ACT74

#### **MAXIMUM RATINGS**\*

Symbol	Parameter	Value	Unit
$V_{CC}$	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
$V_{IN}$	DC Input Voltage (Referenced to GND)	-0.5 to V <sub>CC</sub> +0.5	V
$V_{OUT}$	DC Output Voltage (Referenced to GND)	$-0.5$ to $V_{CC}$ +0.5	V
I <sub>IN</sub>	DC Input Current, per Pin	±20	mA
I <sub>OUT</sub>	DC Output Sink/Source Current, per Pin	±50	mA
I <sub>CC</sub>	DC Supply Current, V <sub>CC</sub> and GND Pins	±50	mA
$P_{D}$	Power Dissipation in Still Air, Plastic DIP+	750	mW
	SOIC Package+	500	
Tstg	Storage Temperature	-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10	260	°C
	Seconds		
	(Plastic DIP or SOIC Package)		

\*Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

SOIC Package: : - 7 mW/°C from 65° to 125°C

#### **RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter	Min	Max	Unit
$V_{CC}$	DC Supply Voltage (Referenced to GND)	4.5	5.5	V
$V_{IN}, V_{OUT}$	DC Input Voltage, Output Voltage (Referenced to GND)	0	V <sub>CC</sub>	V
$T_J$	Junction Temperature (PDIP)		140	°C
T <sub>A</sub>	Operating Temperature, All Package Types	-40	+85	°C
I <sub>OH</sub>	Output Current - High		-24	mA
I <sub>OL</sub>	Output Current - Low		24	mA
t <sub>r</sub> , t <sub>f</sub>	Input Rise and Fall Time * V <sub>CC</sub> =4.5 V	0	10	ns/V
	(except Schmitt Inputs) V <sub>CC</sub> =5.5 V	0	8.0	

V<sub>IN</sub> from 0.8 V to 2.0 V

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation,  $V_{IN}$  and  $V_{OUT}$  should be constrained to the range  $GND \le (V_{IN} \text{ or } V_{OUT}) \le V_{CC}$ .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or  $V_{\text{CC}}$ ). Unused outputs must be left open.

<sup>+</sup>Derating - Plastic DIP: - 10 mW/°C from 65° to 125°C

### IN74ACT74

DC ELECTRICAL CHARACTERISTICS(Voltages Referenced to GND)

		, ,	V <sub>CC</sub>	Guaranteed Limits		
Symbol	Parameter	Test Conditions	V	25 °C	-40°C to 85°C	Unit
V <sub>IH</sub>	Minimum High- Level Input Voltage	V <sub>OUT</sub> =0.1 V or V <sub>CC</sub> -0.1 V	4.5 5.5	2.0 2.0	2.0 2.0	>
$V_{IL}$	Maximum Low - Level Input Voltage	V <sub>OUT</sub> =0.1 V or V <sub>CC</sub> -0.1 V	4.5 5.5	0.8 0.8	0.8 0.8	<b>V</b>
$V_{OH}$	Minimum High- Level Output Voltage	I <sub>OUT</sub> ≤ -50 μA	4.5 5.5	4.4 5.4	4.4 5.4	V
		$^*$ V <sub>IN</sub> =V <sub>IH</sub> or V <sub>IL</sub> $_{\text{IOH}}$ =-24 mA $_{\text{IOH}}$ =-24 mA	4.5 5.5	3.86 4.86	3.76 4.76	
$V_{OL}$	Maximum Low- Level Output Voltage	I <sub>OUT</sub> ≤ 50 μA	4.5 5.5	0.1 0.1	0.1 0.1	V
			4.5 5.5	0.36 0.36	0.44 0.44	
I <sub>IN</sub>	Maximum Input Leakage Current	V <sub>IN</sub> =V <sub>CC</sub> or GND	5.5	±0.1	±1.0	μΑ
$\Delta I_{CCT}$	Additional Max I <sub>CC</sub> /Input	V <sub>IN</sub> =V <sub>CC</sub> - 2.1 V	5.5		1.5	mA
I <sub>OLD</sub>	+Minimum Dynamic Output Current	V <sub>OLD</sub> =1.65 V Max	5.5		75	mA
I <sub>OHD</sub>	+Minimum Dynamic Output Current	V <sub>OHD</sub> =3.85 V Min	5.5		-75	mA
I <sub>CC</sub>	Maximum Quiescent Supply Current (per Package)	V <sub>IN</sub> =V <sub>CC</sub> or GND	5.5	4.0	40	μΑ

\*All outputs loaded; thresholds on input associated with output under test.

<sup>+</sup>Maximum test duration 2.0 ms, one output loaded at a time.

**AC ELECTRICAL CHARACTERISTICS**( $V_{CC}$ =5.0 V  $\pm$  10%,  $C_L$ =50pF,Input  $t_r$ = $t_f$ =3.0 ns)

		G	Guaranteed Limits			
Symbol	Parameter	25	°C	-40	°C to	Unit
				8	5°C	
		Min	Max	Min	Max	
$f_{max}$	Maximum Clock Frequency (Figure 1)	145		125		MHz
t <sub>PLH</sub>	Propagation Delay, Clock to Q or Q (Figure 1)	4.0	11.0	4.0	13.0	ns
t <sub>PHL</sub>	Propagation Delay, Clock to Q or Q (Figure 1)	3.5	10.0	3.0	11.5	ns
t <sub>PLH</sub>	Propagation Delay, Set or Reset to Q or Q (Figure 2)	3.0	9.5	2.5	10.5	ns
t <sub>PHL</sub>	Propagation Delay, Set or Reset to Q or Q (Figure 2)	3.0	10.0	3.0	11.5	ns
$C_{IN}$	Maximum Input Capacitance	4	.5	-	4.5	pF

		Typical @25°C,V <sub>CC</sub> =5.0 V	
$C_{PD}$	Power Dissipation Capacitance	35	pF

**TIMING REQUIREMENTS**( $V_{CC}$ =5.0 V  $\pm$  10%,  $C_L$ =50pF, Input  $t_r$ = $t_f$ =3.0 ns)

	- ( 00		- /	
		Guarante		
Symbol	Parameter	25 °C	-40°C to	Unit
			85°C	
t <sub>su</sub>	Minimum Setup Time, Data to Clock (Figure	3.0	3.5	ns
	3)			
$t_h$	Minimum Hold Time, Clock to Data (Figure	1.0	1.0	ns
	3)			
$t_w$	Minimum Pulse Width, Clock, Set or Reset	5.0	6.0	ns
	(Figures 1,2)			
$t_{rec}$	Minimum Recovery Time, Set or Reset to	0	0	ns
	Clock (Figure 2)			




Figure 1. Switching Waveform

Figure 2. Switching Waveform




Figure 3. Switching Waveform

#### **EXPANDED LOGIC DIAGRAM**

