K6F8016T6C Family

Document Title

512K x16 bit Super Low Power and Low Voltage Full CMOS Static RAM

Revision History

Revision No.	<u>History</u>
0.0	Initial draft

Draft Date July 30, 2003 <u>Remark</u> Preliminary

The attached datasheets are provided by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications and products. SAMSUNG Electronics will answer to your questions about device. If you have any questions, please contact the SAMSUNG branch offices.



1

512K x 16 bit Super Low Power and Low Voltage Full CMOS Static RAM

FEATURES

- Process Technology: Full CMOS
- Organization: 512K x16
- Power Supply Voltage: 2.7~3.6V
- Low Data Retention Voltage: 1.5V(Min)
- Three State Outputs
- Package Type: 48-FBGA-6.00x7.00

PRODUCT FAMILY

GENERAL DESCRIPTION


The K6F8016T6C families are fabricated by SAMSUNG's advanced full CMOS process technology. The families support industrial operating temperature ranges and have chip scale package for user flexibility of system design. The families also support low data retention voltage for battery back-up operation with low data retention current.

					Power Di	ssipation	РКС Туре	
Produc	t Family	Operating Temperature	Vcc Range	Speed	Standby (Isв1, Typ.)	Operating (Icc1, Max)		
K6F801	6T6C-F	Industrial(-40~85°C)	2.7~3.6V	551)/70ns	4μA ²⁾	4mA	48-FBGA-6.00x7.00	

1. The parameter is measured with 30pF test load.

2. Typical values are measured at Vcc=3.3V, TA=25°C and not 100% tested


PIN DESCRIPTION



48 ball FBGA - Top View(Ball Down)

Name	Function	Name	Function
CS1, CS2	Chip Select Inputs	Vcc	Power
OE	Output Enable Input	Vss	Ground
WE	Write Enable Input	UB	Upper Byte(I/O9~16)
A0~A18	Address Inputs	LB	Lower Byte(I/O1~8)
I/O1~I/O16	Data Inputs/Outputs	DNU	Do Not Use

FUNCTIONAL BLOCK DIAGRAM



SAMSUNG ELECTRONICS CO., LTD. reserves the right to change products and specifications without notice.



PRODUCT LIST

Industrial Temperature Products(-40~85°C)					
Part Name	Function				
K6F8016T6C-FF55	48-FBGA, 55ns, 3.0V/3.3V				
K6F8016T6C-FF70	48-FBGA, 70ns, 3.0V/3.3V				

FUNCTIONAL DESCRIPTION

CS ₁	CS ₂	OE	WE	LB	UB	I/O 1~8	I/O 9~16	Mode	Power
н	X ¹⁾	High-Z	High-Z	Deselected	Standby				
X ¹⁾	L	X ¹⁾	X ¹⁾	X ¹⁾	X ¹⁾	High-Z	High-Z	Deselected	Standby
X ¹⁾	X ¹⁾	X ¹⁾	X ¹⁾	Н	Н	High-Z	High-Z	Deselected	Standby
L	Н	Н	Н	L	X ¹⁾	High-Z	High-Z	Output Disabled	Active
L	Н	Н	Н	X ¹⁾	L	High-Z	High-Z	Output Disabled	Active
L	н	L	н	L	н	Dout	High-Z	Lower Byte Read	Active
L	Н	L	Н	Н	L	High-Z	Dout	Upper Byte Read	Active
L	н	L	Н	L	L	Dout	Dout	Word Read	Active
L	Н	X ¹⁾	L	L	Н	Din	High-Z	Lower Byte Write	Active
L	Н	X ¹⁾	L	Н	L	High-Z	Din	Upper Byte Write	Active
L	Н	X ¹⁾	L	L	L	Din	Din	Word Write	Active

1. X means don't care. (Must be low or high state)

ABSOLUTE MAXIMUM RATINGS¹⁾

Item	Symbol	Ratings	Unit
Voltage on any pin relative to Vss	Vin, Vout	-0.3 to Vcc+0.3V(Max. 4.2V)	V
Voltage on Vcc supply relative to Vss	Vcc	-0.3 to 4.2	V
Power Dissipation	PD	1.0	W
Storage temperature	Тѕтс	-65 to 150	°C
Operating Temperature	ТА	-40 to 85	°C

1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation should be restricted to be used under recommended operating condition. Exposure to absolute maximum rating conditions over 1 second may affect reliability.



RECOMMENDED DC OPERATING CONDITIONS¹)

Item	Symbol	Min	Тур	Max	Unit
Supply voltage	Vcc	2.7	3.0/3.3	3.6	V
Ground	Vss	0	0	0	V
Input high voltage	Vін	2.2	-	Vcc+0.3 ²⁾	V
Input low voltage	VIL	-0.3 ³⁾	-	0.6	V

Note: 1. T_A=-40 to 85°C, otherwise specified.

2. Overshoot: Vcc+2.0V in case of pulse width ≤20ns.

Undershoot: -2.0V in case of pulse width ≤20ns.
Overshoot and undershoot are sampled, not 100% tested.

CAPACITANCE¹⁾ (f=1MHz, TA=25°C)

Item	Symbol	Test Condition	Min	Max	Unit
Input capacitance	CIN	VIN=0V	-	8	pF
Input/Output capacitance	Сю	Vio=0V	-	10	pF

1. Capacitance is sampled, not 100% tested.

DC AND OPERATING CHARACTERISTIC

Item	Symbol	Test Conditions		Min	Typ ¹⁾	Max	Unit
Input leakage current	Iц	VIN=Vss to Vcc			-	1	μΑ
Output leakage current	Ilo	CS1=VIH or CS2=VIL or OE=VIH or WE=VIL or LB=UB=VIH, VIO=Vss to Vcc			-	1	μΑ
		<u>Cy</u> cle time=1μs, <u>10</u> 0%duty, lιο=0mA, CS 1≤0.2V, LB≤0.2V or/and UB≤0.2V, CS2≥Vcc-0.2V, Vιν≤0.2 Vιν≥Vcc-0.2V	2V or	-	-	4	mA
riverage operating eartent	ICC2	Cycle time=Min, IIo=0mA, 100% duty, CS1=VIL, CS2=VIH, LB=VIL or/and UB=VIL, VIN=VIL or VIH		-	-	22	mA
	1002			-	-	28	mA
Output low voltage	Vol	IOL = 2.1mA		-	-	0.4	V
Output high voltage	Vон	Iон = -1.0mA		2.4	-	-	V
Standby Current(CMOS)	ISB1	Oth <u>er</u> input =0~Vcc 1) $\overline{CS}_1 \ge Vcc-0.2V$, $CS_2 \ge Vcc-0.2V(\overline{CS}_1 \text{ controlled})$ 2) $0V \le CS_2 \le 0.2V(CS_2 \text{ controlled})$	or	-	4	15	μΑ


1. Typical values are measured at Vcc=3.3V, TA=25°C and not 100% tested.



K6F8016T6C Family

AC OPERATING CONDITIONS

TEST CONDITIONS(Test Load and Input/Output Reference) Input pulse level: 0.4 to 2.2V Input rising and falling time: 5ns Input and output reference voltage: 1.5V Output load(see right): CL=100pF+1TTL CL=30pF+1TTL



AC CHARACTERISTICS (Vcc=2.7~3.3V, Industrial product: TA=-40 to 85°C)

				Spee	d Bins		
	Parameter List	Symbol	55	ins	70	Ins	Units
			Min	Max	Min	Max	
	Read Cycle Time	tRC	55	-	70	-	ns
	Address Access Time	tAA	-	55	-	70	ns
	Chip Select to Output	tco	-	55	-	70	ns
	Output Enable to Valid Output	tOE	-	25	-	35	ns
	UB, LB Access Time	tBA	-	55	-	70	ns
Read	Chip Select to Low-Z Output	tLZ	10	-	10	-	ns
Read	UB, LB Enable to Low-Z Output	tBLZ	10	-	10	-	ns
	Output Enable to Low-Z Output	tolz	5	-	5	-	ns
	Chip Disable to High-Z Output	tHZ	0	20	0	25	ns
	UB, LB Disable to High-Z Output	tвнz	0	20	0	25	ns
	Output Disable to High-Z Output	tонz	0	20	0	25	ns
	Output Hold from Address Change	tон	10	-	10	-	ns
	Write Cycle Time	twc	55	-	70	-	ns
	Chip Select to End of Write	tcw	45	-	60	-	ns
	Address Set-up Time	tAS	0	-	0	-	ns
	Address Valid to End of Write	taw	45	-	60	-	ns
	UB, LB Valid to End of Write	tвw	45	-	60	-	ns
Write	Write Pulse Width	twp	40	-	50	-	ns
	Write Recovery Time	twR	0	-	0	-	ns
	Write to Output High-Z	twнz	0	20	0	20	ns
	Data to Write Time Overlap	tDW	25	-	30	-	ns
	Data Hold from Write Time	tDH	0	-	0	-	ns
	End Write to Output Low-Z	tow	5	-	5	-	ns

DATA RETENTION CHARACTERISTICS

ltem	Symbol	Test Condition	Min	Typ ²⁾	Max	Unit
Vcc for data retention	Vdr	CS1≥Vcc-0.2V ¹)	1.5	-	3.6	V
Data retention current	ldr	Vcc=1.5V, CS1≥Vcc-0.2V ¹⁾	-	1.0	6	μA
Data retention set-up time	tSDR	See data retention waveform	0	-	-	ns
Recovery time	trdr	See data retention waveloini	tRC	-	-	115

1. 1) $\overline{CS}_1 \ge Vcc-0.2V$, $CS_2 \ge Vcc-0.2V(\overline{CS}_1 \text{ controlled})$ or


2) 0≤CS2≤0.2V(CS2 controlled)

2. Typical values are measured at TA=25°C and not 100% tested.




TIMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, CS1=OE=VIL, CS2=WE=VIH, UB or/and LB=VIL)



TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH)




NOTES (READ CYCLE)

1. tHZ and tOHZ are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.


2. At any given temperature and voltage condition, tHz(Max.) is less than tLz(Min.) both for a given device and from device to device interconnection.



TIMING WAVEFORM OF WRITE CYCLE(1) (WE Controlled)




TIMING WAVEFORM OF WRITE CYCLE(2) (CS1 Controlled)





TIMING WAVEFORM OF WRITE CYCLE(3) (UB, LB Controlled)



NOTES (WRITE CYCLE)


1. <u>A</u> write occurs during the overlap(twp) of low $\overline{CS1}$ and low \overline{WE} . <u>A</u> write begins when $\overline{CS1}$ goes low and \overline{WE} goes low with asserting UB or LB for single byte operation or simultaneously asserting UB and LB for double byte operation. A write ends at the earliest transition when $\overline{CS1}$ goes high and \overline{WE} goes high. The twp is measured from the beginning of write to the end of write.

2. tcw is measured from the $\overline{\text{CS}}$ 1 going low to the end of write.

3. tas is measured from the address valid to the beginning of write.

4. twe is measured from the end of write to the address change. twe is applied in case a write ends with CS1 or WE going high.


DATA RETENTION WAVE FORM



SAMSUNG

PACKAGE DIMENSION

48 BALL FINE PITCH BALL GRID ARRAY(0.75mm ball pitch)



specified beside figure.

5. Y is coplanarity: 0.08(Max)

4. Typ: Typical



C1

D

Е

E1

E2

Υ

-

0.40

0.80

-

0.27

-

5.25

0.45

0.90

0.58

0.32

-

-

0.50

1.00

-

0.37

0.08

Unit: millimeters