# YAMAHA L S I

**YAC520** HGVC1

High Grade Volume Control

#### Outline

YAC520(HGVC1) is a high grade stereophonic digital volume for high end audio system.

It provides wide dynamic range and low distortion as well, and can control individual channels in 256 steps with 0.5 dB per step. The use of 16 bit serial data interface allows daisy chain connection of several devices for multi channel system.

Zero Crossing Detection function suppresses audible noise at quick change of the volume.

YAC520 operates on a single 5 volt power supply, and it is possible to input signal of up to 7.9Vrms by using three types of connection methods.

Development evaluation board, DMB-HGVC1, equipped with PC interface is available.

#### Features

• Wide volume range (can be used in three ways)	A: +32.0 to - 95.0dB IN1=IN2 B: +29.5 to - 97.5dB IN2=GND C: +20.0 to - 107.0dB IN1=GND	(Input < 2.0Vrms @VDD=5V) (Input < 2.6Vrms @VDD=5V) (Input < 7.9Vrms @VDD=5V)
<ul> <li>Adjustment step</li> <li>Gain Error</li> <li>Low distortion factor</li> <li>Low residual noise</li> </ul>	adjustable in 256 steps, with 0.5dE $\pm$ 0.1dB 0.001% (input=150 mVrms, gain=+1 $\mu$ Vrms (gain=- $\infty$ )	

#### Others


Process	CMOS process
Package	20 SSOP (YAC520-E)
Power supply voltage	5 V
Operating temperature	0 to +70 °C
Power consumption	100 mW @VDD=5.0 V

YAMAHA CORPORATION


YAC520 CATALOG
CATALOG No.: LSI-4AC520A4
2001.12



### Block Diagram



Pin Assignment



Top View

# YAMAHA

### ■ Pin Functions

• Power supply pins	
AVDD – Analog power supply (+5.0 V)	
AVSS – Analog ground	
<b>DVDD</b> – Digital power supply (+5.0 V)	
DVSS – Digital ground	
Analog Pins	
LIN1 – Left Channel Analog input 1 Lch analog input pin 1	
Gain setting ranges from +32 dB to – 95 dB when the signal inputted to LIN2 is input gain setting ranges from +20.0 dB to – 107.0 dB when it is grounded through a capaci	
LIN2 – Left Channel Analog input 2	
Lch analog input pin 2	
Gain setting ranges from $+32 \text{ dB}$ to $-95 \text{ dB}$ when the signal inputted to LIN1 is input	
gain setting ranges from $+29.5$ dB to $-97.5$ dB when it is grounded through a capacity	or.
RIN1 – Right Channel Analog input 1	
Rch analog input pin 1	tod this nin and
Gain setting ranges from $+32 \text{ dB}$ to $-95 \text{ dB}$ when the signal inputted to RIN2 is input gain setting ranges from $+20.0 \text{ dB}$ to $-107.0 \text{ dB}$ when it is grounded through a capacities of the setting range from $+20.0 \text{ dB}$ to $-107.0 \text{ dB}$ when it is grounded through a capacities of the setting range from $+20.0 \text{ dB}$ to $-107.0 \text{ dB}$ when it is grounded through a capacities of the setting range from $+20.0 \text{ dB}$ to $-107.0 \text{ dB}$ when it is grounded through a capacities of the setting range from $+20.0 \text{ dB}$ to $-107.0 \text{ dB}$ when it is grounded through a capacities of the setting range from $+20.0 \text{ dB}$ to $-107.0 \text{ dB}$ when it is grounded through a capacities of the setting range from $+20.0 \text{ dB}$ to $-107.0 \text{ dB}$ when it is grounded through a capacities of the setting range from $+20.0 \text{ dB}$ to $-107.0 \text{ dB}$ when it is grounded through a capacities of the setting range from $+20.0 \text{ dB}$ to $-107.0 \text{ dB}$ when it is grounded through a capacities of the setting range from $+20.0 \text{ dB}$ to $-107.0 \text{ dB}$ when it is grounded through a capacities of the setting range from $+20.0 \text{ dB}$ to $-1000 \text{ dB}$ when it is grounded through a capacities of the setting range from $+20.0 \text{ dB}$ when $+20.0 \text{ dB}$	
<b>RIN2</b> – Right Channel Analog input 2 Rch analog input pin 2	
Gain setting ranges from $+32 \text{ dB}$ to $-95 \text{ dB}$ when the signal inputted to RIN1 is input	ted this nin and
gain setting ranges from $+29.5$ dB to $-97.5$ dB when it is grounded through a capacity	
<b>LOUT</b> – Left Channel Analog output	
Lob analog output pin	
Note this is an inverted output.	
ROUT – Right Channel Analog output	
Rch analog output pin	
Note this is an inverted output.	
VREF – Analog Reference Voltage (output)	
Analog reference voltage output pin	
Outputs 1/2VDD. Ground through a capacitor of 10 $\mu$ F or more to attain stabilization	
• Digital Pins	
SDATAI – Serial Data Input Serial data input pin	
SDATAO – Serial Data Output	
Serial data putput pin Outputs Serial data when CSN is "low", or becomes high impedance state when it is "	'hiơh"
	ingii .
SCLK – Serial Clock (Input) Serial clock input pin	
CSN – Chip Select (Input)	
Chip select input pin	
ICN – DC Bias Initial Clear (Input)	
DC bias initialization pin. DC bias is set to VREF (analog reference voltage) when this i	is "low"
To stabilize the bias voltage at power on, determine the control time in accordance w	
capacitor that is connected to the inputs (LIN1, LIN2, RIN1, RIN2).	8
(Refer to "VREF stabilization time and DC bias initialization time" in the description	n of functions.)
<b>ZCEN</b> – Zero Crossing Enable (Input)	
Zero crossing control pin. Making this pin "high" enables a mode where volume char	ige is performed
after detecting zero crossing.	
The volume change immediately after writing data when this pin is "low".	
TE – Test Enable (Input)	
Test mode control pin. Fix it to "low" or with NC when using	


Test mode control pin. Fix it to "low" or with NC when using.

#### Description of analog functions


#### • Maximum input voltage

As described in the following figure, the maximum amplitude of signal that can be inputted varies according the method of the use of L(R) IN1 and 2 pins. The method A makes the maximum amplitude of the input signal approximately 2 Vrms, the method B makes it approximately 2.6 Vrms, and the method C makes it approximately 7.9 Vrms. The use of the method B or C allows to input signal exceeding the power supply voltage.

Note that the gain setting range for the method B is reduced by 2.5 dB from the one for the method A, and 12 dB for the method C.



MethodA: IN1=IN2 Gain range (+32 dB to -95 dB) Maximum input voltage: 2 Vrms




MethodB: IN2=GND Gain range (+29.5 dB to –97.5 dB) Maximum input voltage: 2.6 Vrms

MethodC: IN1=GND Gain range (+20 dB to -107 dB) Maximum input voltage: 7.9 Vrms

• VREF (analog reference voltage) stabilization time and DC bias initialization time


The time required for stabilization of VREF pin voltage after power on moment varies according to the capacitance of the capacitor connected to VREF pin. Connecting a capacitor of 10  $\mu$ F makes the time constant 30 ms (typ.). Note that the serial interface becomes invalid in this period, t<sub>PUP</sub>. As shown in the following figure, making ICN terminal "low" sets the DC bias forcibly with SW in the

LSI. Since the time constant of L(R) IN1 and 2 pins becomes approximately 300 ms (typ.) when a capacitor of 100  $\mu$ F is used as the coupling capacitors (Ci1, 2), control ICN according to the capacitor that is connected.



Gain setting after power on =  $-\infty$ 

#### Realization of system with low residual noise



General audio amplifiers are designed with the input sensitivity of approximately 150mV, and has gain of approximately 16 dB at PreAMP section, and approximately 30 dB at Power AMP section.

For passive volume, they are given configuration of "Volume"–"PreAMP"–"MainAMP" as shown in the above right figure. System with very small residual noise can be made by giving HGVC1 also the function of "PreAMP" because HGVC1 has the positive side gain (max : 32 dB).

Since the residual noise of HGVC1 (gain=- $\infty$ ) is 1 µVrms(typ.), the noise level at the speaker end becomes 30 µVrms if the noise of MainAMP is neglected. On the other hand, when conventional configuration is used, the noise at the speaker end becomes very large because the noise produced by the initial stage of PreAMP is amplified approximately by 46 dB (200 times) even if the level of noise produced by the volume section during mute is zero.

To achieve the noise level at the speaker end that is equivalent to the one obtained with configuration using HGVC1, the level of the noise converted to that of input of PreAMP is required to be approximately 0.16  $\mu$ Vrms (-136 dBV), which is very difficult to achieve.

As described above, HGVC1 provides advantage of making the residual noise very small because it has built-in amplifiers.


#### Description of digital functions

#### Serial data interface

HGVC1 is a simple three wire serial interface. SDATAI is a serial data input pin, SCLK is a serial clock pin, and CSN is a chip select pin for writing volume value. 16 bit serial data is so formatted that SDATAI is inputted in synchronous with rise edge of SCLK when CSN is "low" (MSB first).

Data is latched with the rise edge of CSN, and volume values of both left channel and right channel are set into the register. Serial data is outputted from SDATAO in synchronous with fall edge of SCLK. This data allows control by using daisy chain connection or confirmation of present volume value easily.

Note that the register value after power on is 0000h (muted state), and thus, the interface becomes valid after the time  $t_{PUP}$  elapses.




Daisy Chaining

Since HGVC1 adopts multi channel system, multiple devices can be connected with daisy chain connection. When using the LSI in multi channel system, connection of the first SDATAO pin to the second SDATAI pin, and the second SDATAO pin to the third SDATAI pin allows control of multiple HGVC1s without requiring complex addressing. Volume data is inputted into the S/P(Serial/Parallel) register of the individual HGVC1 by holding CSN "low" for 16 clocks \* N (N represents the number of HGVCs in the chain).

As the volume data inputted to the SDATAI of HGVC1(1) is shifted in the internal S/P register by 1 bit per SCLK clock, 16 \* N clocks are required to input volume data into S/P registers of all HGVC1(1) to HGVC1(N). Note that the first 16-bit data is inputted to the S/P register of the HGVC1(N).

Finally, by setting CSN "High" after 16 clocks \* N period, all data in the S/P registers are written into the Control registers simultaneously to activate new volume data of all HGVC1s in the daisy chain.



#### Volume Setting

In zero crossing mode (ZCEN=H), the volume value is changed when one zero crossing is detected after the rise of CSN. The volume value is changed also when no zero crossing is detected for 20 ms. In normal mode (ZCEN=L), zero crossing detection is not performed and volume value is changed immediately after the rise of CSN.

Input Code (Left/Right Channel)	L(R)IN1=L(R)IN2 Gain or Attenuation (dB)	L(R)IN2=GND Gain or Attenuation (dB)	L(R)IN1=GND Gain or Attenuation (dB)
11111111	+32.0	+29.5	+20.0
11111110	+31.5	+29.0	+19.5
•	•	•	•
•	•	•	•
11010111	+12.0	+9.5	0
•	•	•	•
11000100	+2.5	0	-9.5
•	•	•	•
10111111	0	-2.5	-12.0
•	•	•	•
•	•	•	•
00000010	-94.5	-97.0	-106.5
00000001	-95.0	-97.5	-107.0
00000000	MUTE	MUTE	MUTE

The input codes and volumes values are related as described in the following table.

#### • MUTE

Writing 0000h into register enables mute. The time mute is enabled varies between zero crossing mode (ZCEN=H) and normal mode (ZCEN=L) as described above.

#### Electrical Characteristics

#### • Absolute maximum ratings

Parameter	Symbol	min.	max.	Unit
Analog Supply Voltage	AVdd	- 0.3	7.0	V
Digital Supply Voltage	DVdd	- 0.3	7.0	V
Analog Input Voltage(A: LIN1=LIN2, RIN1=RIN2)@AVDD=DVDD=5V(B: LIN2=GND, RIN2=GND)(C: LIN1=GND, RIN1=GND)	VINA		2.0 2.6 7.9	Vrms
Digital Input Voltage	VIND	- 0.3	DVDD+0.3	V
Storage Temperature	Tstg	- 50	125	٥C

Note) DVSS = AVSS = 0V

#### • Recommended operating conditions

Parameter	Symbol	min.	typ.	max.	Unit
Analog Operating Voltage	AVdd	4.75	5.00	5.25	V
Digital Operating Voltage	DVdd	4.75	5.00	5.25	V
Operating Ambient Temperature	Тор	0	25	70	٥C

• Analog Characteristics (Conditions:  $TOP = 25^{\circ}C$ , AVDD = DVDD = 5.0V)

Parameter	Symbol	min.	typ.	max.	Unit
Gain Range (A: LIN1=LIN2, RIN1=RIN2)	Gain A	- 95.0		+ 32.0	
(B: LIN2=GND, RIN2=GND)	Gain B	- 97.5	-	+ 29.5	dB
(C: LIN1=GND, RIN1=GND)	Gain C	- 107.0		+ 20.0	
Step Size		-	0.5	-	dB
Step Error		-	± 0.1	-	dB
Gain Matching Between Channel (1kHz)		-	± 0.1	-	dB
Input Resistance	Rı	0.5	-	40	kΩ
Input Capacitance	Сі	_	_	15	pF
Load Capacitance	CL	_	_	100	pF
Output Impedance	Ro	_	50	_	Ω
Signal to Noise Ratio (input=150mVrms, gain=+16dB)	SN	_	100	_	dB
Total Harmonic Distortion (input=150mVrms, gain=+16dB)	THD	_	0.001	_	%
Residual Output Noise (- $\infty$ , IHF-A)	Vn	_	1	_	μVrms
Inter channel Isolation (1kHz)		_	- 110	_	dB
Output Clipping Voltage (THD < 0.1%, RL = 10kΩ)		1.5	_	_	Vrms

# YAMAHA

#### • Power Supply


Parameter	Symbol	min.	typ.	max.	Unit
Power Consumption (AVDD,DVDD=5V)	P <sub>D</sub>	Ι	100	_	mW

• Digital DC Characteristics

Parameter	Symbol	min.	typ.	max.	Unit
High-Level Input voltage	Vін	0.7xVdd	_	_	V
Low-Level Input voltage	VIL	-	-	0.3xVdd	V
High-Level Output voltage(Io= - 0.2mA)	Vон	Vdd-1	-	-	V
Low-Level Output voltage(Io=2mA)	Vol	-	-	0.4	V
Input Leakage Current	ILI	-	-	10	μΑ


### • Digital AC Characteristics

Parameter	Symbol	min.	typ.	max.	Unit
Serial Clock	SCLK	-	-	6.25	MHz
Serial Clock Pulse Width High	tрн	80	_	_	ns
Serial Clock Pulse Width Low	tPL	80	_	_	ns
SDATAI Set Up Time	tSDVS	20	_	_	ns
SDATAI Hold Time	tSDH	20	_	_	ns
CSN Valid to SCLK Rising	tcs∨s	30	_	-	ns
SCLK Falling to CSN High	t∟⊤н	35	-	-	ns
CSN low to Output Active (CL=20 pF)	tCSH	-	-	35	ns
SCLK Falling to Data Valid (CL=20 pF)	tssd	_	_	60	ns
CSN High to SDATAO Inactive	tCSDH	-	-	100	ns
Power-up to SPI Operation (CVREF=10µF)	tPUP	_	30	50	ms





Serial Port Timing Diagram






## ■ Example of System Configuration (2)





# YAC520

#### ■ Example of PCB Layout



To achieve the maximum performance of this device, it is necessary to take special care for the power supply and the method of grounding. (The above figure shows an example of the layout on the PCB that assumes the daisy chain connection of two HGVC1s.) Connect a regulated low noise 5 V power supply to AVDD, and de-couple with DVDD through a resistor for the purpose of avoiding mixing of noise that is generated in the serial interface. (Refer to  $\blacksquare$  Example of System Configuration) At this time, the decoupling capacitor should be located as close as possible to HGVC1. The analog domain and digital domain should be grounded separately, and HGVC1 should be located in the analog domain side, so that a pattern layout with minimized impedance to AVSS and DVSS pins can be achieved. The analog ground and digital ground should be given sufficiently wide areas respectively so that the radiation of the noise can be suppressed effectively.

Control signals such as serial interface should be placed collectively in the area nearer to the digital ground plane (upper side), and analog signals and digital signals should be arranged without crossing each other and without running side by side to prevent their interference.




#### External Dimensions of Package

YAC520

C-PK20EP-1

(09.0)

0-10°



詳しくはヤマハ代理店までお問い合わせ下さい。 Note: The LSIs for surface mount need special consideration on storage and soldering conditions. For detailed information, Please contact your nearest Yamaha agent.

# YAC520

MEMO



## **IMPORTANT NOTICE**

1. Yamaha reserves the right to make changes to its Products and to this document without notice. The information contained in this document has been carefully checked and is believed to be reliable. However, Yamaha assumes no responsibilities for inaccuracies and makes no commitment to update or to keep current the information contained in this document.

2. These Yamaha Products are designed only for commercial and normal industrial applications, and are not suitable for other uses, such as medical life support equipment, nuclear facilities, critical care equipment or any other application the failure of which could lead to death, personal injury or environmental or property damage. Use of the Products in any such application is at the customer's sole risk and expense.

3. YAMAHA ASSUMES NO LIABILITY FOR INCIDENTAL, CONSEQUENTIAL, OR SPECIAL DAMAGES OR INJURY THAT MAY RESULT FROM MISAPPLICATION OR IMPROPER USE OR OPERATION OF THE PRODUCTS.

4. YAMAHA MAKES NO WARRANTY OR REPRESENTATION THAT THE PRODUCTS ARE SUBJECT TO INTELLECTUAL PROPERTY LICENSE FROM YAMAHA OR ANY THIRD PARTY, AND YAMAHA MAKES NO WARRANTY OR REPRESENTATION OF NON-INFRANGIMENT WITH RESPECT TO THE PRODUCTS. YAMAHA SPECIALLY EXCLUDES ANY LIABILITY TO THE CUSTOMER OR ANY THIRD PARTY ARISING FROM OR RELATED TO THE PRODUCTS' INFRINGEMENT OF ANY THIRD PARTY'S INTELLECTUAL PROPERTY RIGHTS, INCLUDING THE PATENT, COPYRIGHT, TRADEMARK OR TRADE SECRET RIGHTS OF ANY THIRD PARTY.

5. EXAMPLES OF USE DESCRIBED HEREIN ARE MERELY TO INDICATE THE CHARACTERISTICS AND PERFORMANCE OF YAMAHA PRODUCTS. YAMAHA ASSUMES NO RESPONSIBILITY FOR ANY INTELLECTUAL PROPERTY CLAIMS OR OTHER PROBLEMS THAT MAY RESULT FROM APPLICATIONS BASED ON THE EXAMPLES DESCRIBED HEREIN. YAMAHA MAKES NO WARRANTY WITH RESPECT TO THE PRODUCTS, EXPRESS OR IMPLIED, INCLUDING, BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR USE AND TITLE.

Notice The specification given here are provisional and subject to change without prior notice. Please confirm the latest documentation before using this product.

------AGENCY ------

### - YAMAHA CORPORATION

Address inquiries to: Semiconductor Sales & Marketing Department

Head Office	203, Matsunokijima, Tog Iwata-gun, Shizuoka-ker Tel. +81-539-62-4918	n, 438-0192
■ Tokyo Office	2-17-11, Takanawa, Min Tokyo, 108-8568 Tel. +81-3-5488-5431	ato-ku, Fax. +81-3-5488-5088
■Osaka Office	3-12-12, Minami Senba, Osaka City, Osaka, 542- Tel. +81-6-6252-6221	0081