

Legacy Device: Philips/Signetics S8X371


DESCRIPTION

The 8X371 I/O Port is a bidirectional device designed for use as an interface element in systems that use TTL-compatible busses. Typically, the 8X371 is used with the 8X305 Microcontroller and its associated interface Vector (\overline{IV}) bus; however, it can also be used with the 8X300 Microcontroller or an equivalent microprocessor. The 8X371 is functionally the same and pin-for pin compatible with the older 8T31/8X31 but features improved performance and increased drive current. As shown in the logic diagram of Figure 1, the 8X371 consists of eight identical data latches — bits 0 through 7. The latches are accessed from either of two 8-bit busses — the Microcontroller (\overline{IV} bus) and the user data (UD bus). Separate controls are provided for each bus and both busses operate independently, except when both attempt to input data at the same time; in such situations, the user bus always has priority. A Master Enable (\overline{ME}) input over the \overline{IV} bus. The data latches are transparent, in that, while either bus is enabled for input, all input-data transitions are propagated to the other bus, if enabled for output.

FEATURES

- Two bidirectional 8-bit busses
- Independent bus operation (user-bus priority for data entry)
- User data input synchronous with respect to MCLK
- 3-State TTL outputs with high-drive capabilities
- Power-up to predetermined logic state
- Directly compatible with 8X305 (or 8X300) Microcontrollers
- Single +5V supply
- 0.4" 24-pin DIP

PIN CONFIGURATION






Figure 1. Logic Diagram for 8X371 I/O Port

L1056805

FUNCTIONAL OPERATION

UD Bus Control

As shown in Table 1, the User Data (UD) bus interface is controlled by the $\overline{UI\overline{C}}$ and $\overline{UO\overline{C}}$ inputs. Data input to the UD bus is synchronous with MCLK, that is, with $\overline{UI\overline{C}}$ low, information is written into the data latches only when MCLK is high. Output drivers on the UD bus are enabled when $\overline{UO\overline{C}}$ is low and $\overline{UI\overline{C}}$ is high.

Table 1. Input/Output Control of UD Bus

$\overline{UI\overline{C}}$	$\overline{UO\overline{C}}$	MCLK	FUNCTION OF UD BUS
H	L	X	Output data
L	X	H	Input data
L	X	L	Inactive
H	H	X	Inactive

NOTE:

X = don't care

\overline{IV} Bus Control

Input/output control of the \overline{IV} bus is shown in Table 2; this bus is controlled by $\overline{R\overline{C}}$, WC, $\overline{M\overline{E}}$,

Table 2. Input/Output Control of \overline{IV} Bus

$\overline{M\overline{E}}$	$\overline{R\overline{C}}$	WC	MCLK	$\overline{UI\overline{C}}$	FUNCTION OF \overline{IV} BUS
L	L	L	X	X	Output Data
L	X	H	H	H	Input Data
L	H	L	X	X	Inactive
L	X	H	X	L	Inactive
L	X	H	L	H	Inactive
H	X	X	X	X	Inactive

and MCLK. The \overline{IV} bus is enabled for output (Microcontroller read operation) when $\overline{M\overline{E}}$, $\overline{R\overline{C}}$, and WC are all low. Data is written into the data latches from the \overline{IV} bus when $\overline{M\overline{E}}$ is low and both WC and MCLK are high. To avoid data-input conflicts, inputs from the \overline{IV} bus are inhibited when $\overline{UI\overline{C}}$ is low; under all other conditions, the \overline{IV} and UD buses operate independently. The Microcontroller Left Bank ($\overline{L\overline{B}}$) and Right Bank ($\overline{R\overline{B}}$) outputs can control the $\overline{M\overline{E}}$ inputs for two banks of I/O devices, thus acting as a ninth address bit. If more than one I/O Port (including the addressable parts — 8X372, 8X376, 8X382, etc.) are to be connected to the same bank

($\overline{L\overline{B}}$ or $\overline{R\overline{B}}$) of the Microcontroller, selection of each 8X371 must be accomplished with external logic to avoid bus conflicts.

Bus Logic Levels

Data written into the I/O port from either bus will appear inverted when read from the other bus. Data written into either bus will not be inverted when read from the same bus. (Note: A logic "1" in Microcontroller software corresponds to a high-level on the UD bus even though the \overline{IV} bus is inverted.) The 8X371 wakes up in the unselected state with all data bits latched at the "logic 1" level (UD) bus outputs high if enabled).

ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	RATING	UNIT
V_{CC}	Power supply voltage	+7	V_{DC}
V_I	Input voltage	+5.5	V_{DC}
T_{STG}	Storage temperature range	-65 to +150	$^{\circ}C$

DC ELECTRICAL CHARACTERISTICS (Military) $4.75V \leq V_{CC} \leq 5.25V$, $-55^{\circ}C \leq T_C \leq +125^{\circ}C$

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS			UNIT
			Min	Typ	Max	
V_{CC}	Supply voltage		4.5	5.0	5.5	V
V_{IH}	High level input voltage		2.0			V
V_{IL}	Low level input voltage				0.8	V
V_{IK}	Input clamp voltage	$V_{CC} = \text{MIN}; I_I = -10\text{mA}$			-1.5	V
I_{IH}	High level input current ¹	$V_{CC} = \text{MAX}; V_{IH} = 2.7\text{V}$			100	μA
I_{IL}	Low level input current ¹	$V_{CC} = \text{MAX}; V_{IL} = 0.5\text{V}$			-550	μA
V_{OL}	Low level output voltage \overline{IV} bus ($\overline{IV0}=\overline{IV7}$), User bus (UD4 - UD7)	$V_{CC} = \text{MIN}; I_{OL} = 16\text{mA}$			0.55	V
		$V_{CC} = \text{MIN}; I_{OL} = 24\text{mA}$			0.55	V
V_{OH}	High level output voltage	$V_{CC} = \text{MIN}; I_{OH} = -3.2\text{mA}$	2.4			V
I_{OS}	Short circuit output current ² \overline{IV} bus ($\overline{IV0}=\overline{IV7}$), UD bus (UD4 - UD7)	$V_{CC} = \text{MAX}$	-20			mA
		$V_{CC} = \text{MAX}$	-10			mA
I_{CC}	Supply current	$V_{CC} = \text{MAX}; \overline{ME} = \overline{UOC} = V_{CC}$			150	mA

MILITARY ONLY**DC ELECTRICAL CHARACTERISTICS (Commercial) $4.75V \leq V_{CC} \leq 5.25V$, $-0^{\circ}C \leq T_C \leq +70^{\circ}C$**

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS			UNIT
			Min	Typ	Max	
V_{CC}	Supply voltage		4.75	5.0	5.25	V
V_{IH}	High level input voltage		2.0			V
V_{IL}	Low level input voltage				0.8	V
V_{IK}	Input clamp voltage	$V_{CC} = \text{MIN}; I_I = -10\text{mA}$			-1.5	V
I_{IH}	High level input current ¹	$V_{CC} = \text{MAX}; V_{IH} = 2.7\text{V}$		5	100	μA
I_{IL}	Low level input current ¹	$V_{CC} = \text{MAX}; V_{IL} = 0.5\text{V}$		-350	-550	μA
V_{OL}	Low level output voltage \overline{IV} bus ($\overline{IV0}=\overline{IV7}$), User bus (UD4 - UD7)	$V_{CC} = \text{MIN}; I_{OL} = 16\text{mA}$			0.55	V
		$V_{CC} = \text{MIN}; I_{OL} = 24\text{mA}$			0.55	V
V_{OH}	High level output voltage	$V_{CC} = \text{MIN}; I_{OH} = -3.2\text{mA}$	2.4			V
I_{OS}	Short circuit output current ² \overline{IV} bus ($\overline{IV0}=\overline{IV7}$), UD bus (UD4 - UD7)	$V_{CC} = \text{MAX}$	-20			mA
		$V_{CC} = \text{MAX}$	-10			mA
I_{CC}	Supply current	$V_{CC} = \text{MAX}; \overline{ME} = \overline{UOC} = V_{CC}$		90	150	mA

COMMERCIAL ONLY**NOTES:**

1. The input current includes the 3-State leakage current of the output driver on the data lines.
2. Only one output may be shorted at a time.

AC ELECTRICAL CHARACTERISTICS $4.5V \leq V_{CC} \leq 5.5V$, $-55^{\circ}C \leq T_C \leq +125^{\circ}C$

SYMBOL	PARAMETER	REFERENCES		TEST CONDITIONS	LIMITS		UNIT
		From	To		Min	Max	
Pulse Widths:							
t_{w1}	Clock high	\uparrow MCLK	\downarrow MCLK		30		ns
t_{w2}	User input control	\downarrow UIC	\uparrow UIC	MCLK = High	35		ns
Propagation Delays:							
t_{PD1}	UD propagation delay	UD	IV	MCLK = High RC = WC = ME = UIC = Low		45	ns
t_{PD2}	UD clock delay	\uparrow MCLK	IV	UD = stable, RC = WC = ME = UIC = Low		55	ns
t_{PD3}	UD input delay	\downarrow UIC	IV	UD = Stable; MCLK = High RC = WC = ME = Low		55	ns
t_{PD4}	IV data propagation delay	IV	UD	MCLK = WC = UIC = High; ME = UOC = RC = Low		45	ns
t_{PD5}	IV data clock delay	\uparrow MCLK	UD	WC = UIC = High; IV = Stable ME = UOC = RC = Low		55	ns
Output Enable Timing:							
t_{OE1}	UD output enable	\downarrow UOC	UD	UIC = High		45	ns
t_{OE2}	UD input recovery	\uparrow UIC	UD	UOC = Low		45	ns
t_{OE3}	IV data master enable	\downarrow ME	IV	WC = RC = Low		45	ns
t_{OE4}	IV data read enable	\downarrow RC	IV	WC = ME = Low		45	ns
t_{OE5}	IV data write recovery	\downarrow WC	IV	RC = ME = Low		45	ns
Output Disable Timing:							
t_{OD1}	UD output disable	\uparrow UOC	UD	UIC = High		40	ns
t_{OD2}	UD input override	\downarrow UIC	UD	UOC = Low		45	ns
t_{OD3}^3	IV data master disable	\uparrow ME	IV	WC = RC = Low		40	ns
t_{OD4}^3	IV data read disable	\uparrow RC	IV	WC = ME = Low		40	ns
t_{OD5}^3	IV data write override	\uparrow WC	IV	RC = ME = Low		40	ns
Setup Time:							
t_{S1}	UD clock setup time	UD	\downarrow MCLK	UIC = Low	15		ns
t_{S2}	UD setup time	UD	\uparrow UIC	MCLK = High	25		ns
t_{S3}	User input control setup time	\downarrow UIC	\downarrow MCLK		25		ns
t_{S4}	IV data setup time	IV	\downarrow MCLK	WC = UIC = High; ME = Low	15		ns
t_{S5}^4	IV master enable setup time	\downarrow ME	\downarrow MCLK	WC = UIC = High	20		ns
t_{S6}	IV write control setup time	\uparrow WC	\downarrow MCLK	ME = Low; UIC = High	40		ns
Hold Times:							
t_{H1}	UD clock hold time	\downarrow MCLK	UD	UIC = Low	20		ns
t_{H2}	UD control hold time	\uparrow UIC	UD	MCLK = High	10		ns
t_{H3}	User input control hold time	\downarrow MCLK	\uparrow UIC		0		ns
t_{H4}	IV data hold time	\downarrow MCLK	IV	WC = UIC = High; ME = Low	25°C Temp.	5 20	ns ns
t_{H5}^4	IV master enable hold time	\downarrow MCLK	\downarrow ME	WE = UIC = High	0		ns
t_{H6}	IV write control hold time	\downarrow MCLK	\downarrow WC	ME = Low; UIC = High	0		ns

NOTES:

- The input current includes the 3-State leakage current of the output driver on the data lines.
- Only one output may be shorted at a time.
- These parameters are measured with a capacitive loading of 50pF and represent the output driver turn-off time.
- If ME is to be high (inactive), it must be setup before the rising edge and held after the falling edge of MCLK to avoid unintended writing into or selection of the I/O port.

AC ELECTRICAL CHARACTERISTICS $4.75 < V_{CC} < 5.25V$, $0^{\circ}C < T_A < 70^{\circ}C$

SYMBOL	PARAMETER	REFERENCES		TEST CONDITIONS	LIMITS			UNIT
		From	To		Min	Typ	Max	
Pulse Widths								
t_{W1}	Clock high	\uparrow MCLK	\downarrow MCLK		35			ns
t_{W2}	User input control	\downarrow \overline{UIC}	\uparrow \overline{UIC}	MCLK = High	35			ns
Propagation Delays								
t_{PD1}	UD propagation delay	UD	\overline{IV}	MCLK = High $\overline{RC} = \overline{WC} = \overline{ME} = \overline{UIC} = \text{Low}$			30	ns
t_{PD2}	UD clock delay	\uparrow MCLK	\overline{IV}	UD = Stable; $\overline{RC} = \overline{WC} = \overline{ME} = \overline{UIC} = \text{Low}$			50	ns
t_{PD3}	UD input delay	\downarrow \overline{UIC}	\overline{IV}	UD = Stable; MCLK = High $\overline{RC} = \overline{WC} = \overline{ME} = \text{Low}$			50	ns
t_{PD4}	\overline{IV} data propagation delay	\overline{IV}	UD	MCLK = WC = \overline{UIC} = High; $\overline{ME} = \overline{UOC} = \overline{RC} = \text{Low}$			45	ns
t_{PD5}	\overline{IV} data clock delay	\uparrow MCLK	UD	WC = \overline{UIC} = High; \overline{IV} = Stable $\overline{ME} = \overline{UOC} = \overline{RC} = \text{Low}$			55	ns
Output Enable Timing								
t_{OE1}	UD output enable	\downarrow \overline{UOC}	UD	$\overline{UIC} = \text{High}$			30	ns
t_{OE2}	UD input recovery	\uparrow \overline{UIC}	UD	$\overline{UOC} = \text{Low}$			30	ns
t_{OE3}	\overline{IV} data master enable	\downarrow \overline{ME}	\overline{IV}	WC = $\overline{RC} = \text{Low}$			22	ns
t_{OE4}	\overline{IV} data read enable	\downarrow \overline{RC}	\overline{IV}	WC = $\overline{ME} = \text{Low}$			25	ns
t_{OE5}	\overline{IV} data write recovery	\downarrow WC	\overline{IV}	$\overline{RC} = \overline{ME} = \text{Low}$			25	ns
Output Disable Timing								
t_{OD1}	UD output disable	\uparrow \overline{UOC}	UD	$\overline{UIC} = \text{High}$			25	ns
t_{OD2}	UD input override	\downarrow \overline{UIC}	UD	$\overline{UOC} = \text{Low}$			30	ns
t_{OD3}^1	\overline{IV} data master disable	\uparrow \overline{ME}	\overline{IV}	WC = $\overline{RC} = \text{Low}$			20	ns
t_{OD4}^1	\overline{IV} data read disable	\uparrow \overline{RC}	\overline{IV}	WC = $\overline{ME} = \text{Low}$			20	ns
t_{OD5}^1	\overline{IV} data write override	\uparrow WC	\overline{IV}	$\overline{RC} = \overline{ME} = \text{Low}$			20	ns
Setup Time								
t_{S1}	UD clock setup time	UD	\downarrow MCLK	$\overline{UIC} = \text{Low}$	15			ns
t_{S2}	UD setup time	UD	\uparrow \overline{UIC}	MCLK = High	15			ns
t_{S3}	User input control setup time	\downarrow \overline{UIC}	\downarrow MCLK		25			ns
t_{S4}	\overline{IV} data setup time	\overline{IV}	\downarrow MCLK	WC = $\overline{UIC} = \text{High}$; $\overline{ME} = \text{Low}$	35			ns
t_{S5}^2	\overline{IV} master enable setup time	\downarrow \overline{ME}	\downarrow MCLK	WC = $\overline{UIC} = \text{High}$	30			ns
t_{S6}	\overline{IV} write control setup time	\uparrow WC	\downarrow MCLK	$\overline{ME} = \text{Low}$; $\overline{UIC} = \text{High}$	30			ns
Hold Times								
t_{H1}	UD clock hold time	\downarrow MCLK	UD	$\overline{UIC} = \text{Low}$	15			ns
t_{H2}	UD control hold time	\uparrow \overline{UIC}	UD	MCLK = High	15			ns
t_{H3}	User input control hold time	\downarrow MCLK	\uparrow \overline{UIC}		0			ns
t_{H4}	\overline{IV} data hold time	\downarrow MCLK	\overline{IV}	WC = $\overline{UIC} = \text{High}$; $\overline{ME} = \text{Low}$	5			ns
t_{H5}^2	\overline{IV} master enable hold time	\downarrow MCLK	\uparrow \overline{ME}	WC = $\overline{UIC} = \text{High}$	0			ns
t_{H6}	\overline{IV} write control hold time	\downarrow MCLK	\downarrow WC	$\overline{ME} = \text{Low}$; $\overline{UIC} = \text{High}$	0			ns

NOTES:

- These parameters are measured with a capacitive loading of 50pf and represent the output driver turn-off time.
- If \overline{ME} is to be high (inactive), it must be setup before the rising edge and held after the falling edge of MCLK to avoid unintended writing into or selection of the I/O port.





Figure 2. Timing Diagram

AC TEST LOADING CIRCUITS



APPLICATIONS

In some applications, performance of a Microcontroller system can be enhanced by using the 8X371 I/O Port instead of an addressable 8X372 port. Using a technique referred to as Extended Microcode or Fast IV Select, the address select cycles which normally precede a read or write operation when using an 8X372 can be eliminated by use of the 8X371.


This technique is often used in bit slice micro-processor designs and involves widening the

program memory beyond the normal 16-bit requirement of the Microcontroller. the extra bits are used as enable signals for the 8X371 ports. Thus, the 8X371 is enabled during the instruction cycle in which it is required for input/output operations. Since the software overhead of separate address select cycles is eliminated, the overall system performance is improved.

As shown in the accompanying diagram, the program memory is extended by two bit

positions (D_{16} and D_{17}), permitting any one of four 8X371 ports to be enabled during those instructions. Because of timing considerations, latches must be used to hold the Extended Microcode through the end of the instruction cycle. A decoder is used to obtain four enable signals from the two extra bits. The decoder outputs are ORed with the \overline{LB} output of the 8X305; thus, all four I/O ports are placed on the Left Bank of the IV bus.

I/O PORT SELECTION USING EXTENDED MICROCODE



BD026415

Lansdale Semiconductor reserves the right to make changes without further notice to any products herein to improve reliability, function or design. Lansdale does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. "Typical" parameters which may be provided in Lansdale data sheets and/or specifications can vary in different applications, and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by the customer's technical experts. Lansdale Semiconductor is a registered trademark of Lansdale Semiconductor, Inc.