128Mb (2M×4Bank×16) Synchronous DRAM

Features


- Fully Synchronous to Positive Clock Edge
- Single 3.3V \pm 0.3V Power Supply
- LVTTL Compatible with Multiplexed Address
- Programmable Burst Length (B/L) 1, 2, 4, 8 or Full Page
- Programmable CAS Latency (C/L) 2 or 3
- Data Mask (DQM) for Read / Write Masking
- Programmable Wrap Sequence
- Sequential (B/L = 1/2/4/8/full Page) - Interleave (B/L = 1/2/4/8)
- Burst Read with Single-bit Write Operation
- All Inputs are Sampled at the Rising Edge of the System Clock
- Auto Refresh and Self Refresh
- 4,096 Refresh Cycles / 64ms (15.6us)


Description

The EM488M1644VTB is Synchronous Dynamic Random Access Memory (SDRAM) organized as 2Meg words x 4 banks by 16 bits. All inputs and outputs are synchronized with the positive edge of the clock.

The 128Mb SDRAM uses synchronized pipelined architecture to achieve high speed data transfer rates and is designed to operate at 3.3V low power memory system. It also provides auto refresh with power saving / down mode. All inputs and outputs voltage levels are compatible with LVTTL. Available packages:TSOPII 54P 400mil.

Part No Organization Max		Max. Freq	Package	Grade	Pb
EM488M1644VTB-75F	8M X 16	133MHz @CL3	54pin TSOP(II)	Commercial	Free
EM488M1644VTB-7F	8M X 16	143MHz @CL3	54pin TSOP(II)	Commercial	Free
EM488M1644VTB-6F	8M X 16	166MHz @CL3	54pin TSOP(II)	Commercial	Free






* EOREX reserves the right to change products or specification without notice.

Ordering Information

Pin Assignment



54pin TSOP-II / (400mil × 875mil) / (0.8mm Pin pitch)

Pin Description (Simplified)

38 CLK (System Clock) Master clock input (Active on the positive rising edge) 19 /CS (Chip Select) Selects chip when active 37 CKE (Ciock Enable) Activates the CLK when "H" and deactivates when "L". CKE should be enabled at least one cycle prior to new command. Disable input buffers for power down in standby. 23~26, 22, 29~35 A0~A11 Row address (A0 to A11) is determined by A0 to A11 level at the bank active command cycle CLK rising edge. CA (CA0 to CA8) is determined by A0 to A11 level at the read or write command cycle CLK rising edge. And this column address becomes burst access start address. A10 defines the pre-charge mode. When A10– High at the pre-charge command cycle, all banks are pre-charged. But when A10= Low at the pre-charge command cycle, only the bank that is selected by BA0/BA1 is pre-charged. 20, 21 BA0, BA1 (Bank Address) Selects which bank is to be active. 18 /RAS (Column Address Strobe) Latches Row Addresses on the positive rising edge of the CLK with /CAS low. Enables row access. 16 /WE (Uata Input/Output Mask) DOM controls I/O buffers. 2, 4, 5, 7, 8, 10, 11, 13, 42, 44, 45, 39/15 DQ0-DQ15 11, 14, 2, 7/ 28, 41, 54 V _{DD0} /V _{SS} (Power Supply/Ground) V _{DD0} and V _{SS} are power supply pins for internal circuits. 3, 9, 43, 49/ 6, 12, 46, 52 (Power Supply/Ground) V _{DD0} and V _{SS} are power supply pins for the output buffers. 36,40 NC (NC This pin is recommended to be left No Connection on t	Pin	Name	Function
Master clock input (Active on the positive rising edge) 19 /CS Selects chip when active 37 CKE CKE (Clock Enable) Activates the CLK when "H" and deactivates when "L". CKE should be enabled at least one cycle prior to new command. Disable input buffers for power down in standby. (Address) Row address (A0 to A11) is determined by A0 to A11 level at the bank active command cycle CLK rising edge. CA (CA0 to CA8) is determined by A0 to A8 level at the read or write command cycle CLK rising edge. CA (CA0 to CA8) is determined by A0 to A8 level at the read or write command cycle CLK rising edge. And this column address becomes burst access start address. A10 defines the pre-charge mode. When A10= High at the pre-charge command cycle, all banks are pre-charged. But when A10= Low at the pre-charge command cycle, only the bank that is selected by BA0/BA1 is pre-charged. But when A10= Low at the pre-charge command cycle, only the bank that is selected by BA0/BA1 is pre-charge. 18 /RAS (Row Address Strobe) Latches Row Addresses on the positive rising edge of the CLK with /CAS low. Enables row access & pre-charge. 17 /CAS (Uota Input/Output Mack) DQM controls I/O buffers. 2.4, 5, 7, 8, 10, 11, 13, 42, 44, 45, 47, 48, 50, 51, 53 16 /WE (Data Input/Output Mack) DQM controls I/O buffers. 2.4, 54, 7, 8, 10, 11, 14, 27/ 2.8, 41, 54 DQ0-DQ15 17 V _{DD0} /V _{SS0} (Power Supply/Ground) V _{DD0} and V _{SS0} are power supply pins for internal circuits. 3.9, 43, 49/ 6, 12, 46, 52 V _{DD0} /V _{SS0} </td <td>38</td> <td>CLK</td> <td></td>	38	CLK	
19 //CS Selects chip when active 37 CKE (Clock Enable) Activates the CLK when "H" and deactivates when "L". CKE should be enabled at least one cycle prior to new command. Disable input buffers for power down in standby. 23~26, 22, 29~35 A0~A11 Row address (A0 to A11) is determined by A0 to A11 level at the bank active command cycle CLK rising edge. CA (CA0 to CA8) is determined by A0 to A8 level at the read or write command cycle, all banks are pre-charged. But when A10 = Low at the pre-charge command cycle, all banks are pre-charged. But when A10 = Low at the pre-charge command cycle, only the bank that is selected by BA0/BA1 is pre-charged. 20, 21 BA0, BA1 (Bank Address) Selects which bank is to be active. 18 /RAS (Column Address Strobe) Latches Row Address Strobe) Latches Column Address se on the positive rising edge of the CLK with /CAS low. Enables column access. 16 /WE Latches Column Addresses on the positive rising edge of the CLK with /CAS low. Enables column access. 39/15 UDQM/LDQM (Data Input/Output Mask) DQM controls I/O buffers. 2, 4, 5, 7, 8, 10, 11, 13, 42, 44, 45, A4, 50, 51, 53 DQ0~DQ15 (Data Input/Output DA pins have the same function as I/O pins on a conventional DRAM. 1, 14, 27/ 28, 41, 54 V _{DD0} /V _{SS0} (Power Supply/Ground) V _{DD0} and V _{SS0} are power supply pins for the output buffers. 36,40 NC This pin is recommended to be left No Connection on the		OEIX	
37 CKE (Clock Enable) Activates the CLK when "H" and deactivates when "L". CKE should be enabled at least one cycle prior to new command. Disable input buffers for power down in standby. (Address) Row address (A0 to A11) is determined by A0 to A11 level at the bank active command cycle CLK rising edge. CA (CA0 to CA8) is determined by A0 to A8 level at the read or write command cycle CLK rising edge. And this column address becomes burst access start address. A10 defines the pre-charge mode. When A10= High at the pre-charge command cycle, all banks are pre-charged. But when A10= Low at the pre-charge command cycle, only the bank that is selected by BA0/BA1 is pre-charged. 20, 21 BA0, BA1 (Bank Address) Selects which bank is to be active. (Row Address Strobe) Latches Row Addresses on the positive rising edge of the CLK with /RAS "L". Enables row access & pre-charge. (Column Address Strobe) Latches Column Addresses on the positive rising edge of the CLK with /CAS low. Enables column access. (Write Enable) Latches Column Addresses on the positive rising edge of the CLK with /CAS low. Enables column access. (Write Enable) Latches Column Addresses on the positive rising edge of the CLK with /CAS low. Enables column access. (Write Enable) Latches Column Addresses on the positive rising edge of the CLK with /CAS low. Enables column access. (Write Enable) DQM controls I/O buffers. 2, 4, 5, 7, 8, 10, 11, 14, 27, 4, 45, DQ0-DQ15 (Dat Input/Output Mask) DQM controls I/O pins on a conventional DRAM. 11, 14, 27, 4, 45, DQ0-Vssq 3, 9, 43, 49/ (Power Supply/Ground) V _{DD0} and V _{Ss0} are power supply pins for the output buffers. (No Connection) 36,40 NC This pin is recommended to be left No Connection on the <td>19</td> <td>/CS</td> <td></td>	19	/CS	
37 CKE Activates the CLK when "H" and deactivates when "L". CKE should be enabled at least one cycle prior to new command. Disable input buffers for power down in standby. 23~26, 22, 29~35 A0~A11 Row address (A0 to A11) is determined by A0 to A11 level at the bank active command cycle CLK rising edge. CA (CA0 to CA8) is determined by A0 to A8 level at the read or write command cycle CLK rising edge. And this column address becomes burst access start address. A10 defines the pre-charge mode. When A10= High at the pre-charge command cycle, all banks are pre-charged. But when A10= Low at the pre-charged. But when A10= Low at the pre-charged. 20, 21 BA0, BA1 (Bank Address) Selects which bank is to be active. 18 /RAS Column Address Strobe) Latches Row Addresses on the positive rising edge of the CLK with /CAS low. Enables column access. 16 /WE (Write Enable) Latches Column Addresses on the positive rising edge of the CLK with /CAS low. Enables column access. 39/15 UDQM/LDQM (Data Input/Output Mask) DQM controls I/O buffers. 2, 4, 5, 7, 8, 10, 11, 13, 42, 44, 45, A5, 05, 153 DQ0-DQ15 (Data Input/Output) DQ pins have the same function as I/O pins on a conventional DRAM. 3, 9, 43, 49/ 6, 12, 46, 52 V _{boo} /V _{SSQ} (Power Supply/Ground) V _{boo} and V _{SSQ} are power supply pins for the output buffers. 36,40 NC This pin is recommended to be left No Connection on the			
3/ CKE CKE should be enabled at least one cycle prior to new command. Disable input buffers for power down in standby. 23~26, 22, 29~35 Row address (A0 to A11) is determined by A0 to A11 level at the bank active command cycle CLK rising edge. 23~26, 22, 29~35 A0~A11 Row address (A0 to A11) is determined by A0 to A8 level at the read or write command cycle CLK rising edge. 23~26, 22, 29~35 A0~A11 A0~A11 CA (CA0 to CA8) is determined by A0 to A8 level at the read or write command cycle CLK rising edge. 20, 21 BA0, BA1 CBank Address Selected by BA0/BA1 is pre-charged. 20, 21 BA0, BA1 (Bank Address) Selects which bank is to be active. 18 /RAS (Row Address Strobe) Latches Row Addresses on the positive rising edge of the CLK with /CAS low. Enables column access. 17 /CAS (Column Addresses strobe) Latches Column Addresses on the positive rising edge of the CLK with /CAS low. Enables column access. 39/15 UDQM/LDQM (Data Input/Output Mask) DQM controls i/O buffers. 2, 4, 5, 7, 8, 10, 11, 13, 42, 44, 45, 2 DQ0~DQ15 (Data Input/Output Mask) DQ montrols i/O buffers. 2, 4, 5, 7, 8, 10, 11, 13, 42, 44, 45, 2 DQ0~DQ15 (Power Supply/Ground) V _{DD0} /V _{SS0} (Power Supply/Ground) V _{DD0} Ad V _{SS0} are power suppl			
command. Disable input buffers for power down in standby.(Address)Row address (A0 to A11) is determined by A0 to A11 level at the bank active command cycle CLK rising edge. CA (CA0 to CA8) is determined by A0 to A8 level at the read or write command cycle CLK rising edge. And this column address becomes burst access start address. A10 defines the pre-charge mode. When A10= High at the pre-charge command cycle, all banks are pre-charged. But when A10= Low at the pre-charge command cycle, only the bank that is selected by BA0/BA1 is pre-charged.20, 21BA0, BA1(Bank Address) Selects which bank is to be active.18/RAS(Row Address Strobe) Latches Row Addresses on the positive rising edge of the CLK with /RAS *L". Enables row access & pre-charge.17//CAS(Column Address Strobe) Latches Column Addresses on the positive rising edge of the CLK with /CAS low. Enables column access.16//WE(Data Input/Output Mask) DQM controls I/O buffers.2, 4, 5, 7, 8, 10, 11, 13, 42, 44, 45, 2, 44, 50, 51, 53DQ0~DQ15(Data Input/Output Mask) DQm controls I/O buffers.39, 43, 49/ 6, 12, 46, 52V _{DD0} /V _{SS0} (Power Supply/Ground) V _{DD0} and V _{SS0} are power supply pins for internal circuits. (Power Supply/Ground) V _{DD0} and V _{SS0} are power supply pins for the output buffers.36,40NCThis pin is recommended to be left No Connection on the	37	CKE	
23~26, 22, 29~35 A0~A11 Row address (A0 to A11) is determined by A0 to A11 level at the bank active command cycle CLK rising edge. CA (CA0 to CA8) is determined by A0 to A8 level at the read or write command cycle CLK rising edge. And this column address becomes burst access start address. A10 defines the pre-charge mode. When A10= High at the pre-charge command cycle, all banks are pre-charged. But when A10= Low at the pre-charge command cycle, only the bank that is selected by BA0/BA1 is pre-charge. 20, 21 BA0, BA1 (Row Address) 20, 21 BA0, BA1 Selects which bank is to be active. 18 /RAS (Column Address Strobe) 18 /RAS Latches Row Addresses on the positive rising edge of the CLK with /CAS low. Enables column access. 16 /WE Latches Column Addresses on the positive rising edge of the CLK with /CAS low. Enables column access. 39/15 UDQM/LDQM (Data Input/Output Mask) DQM controls I/O buffers. 2, 4, 5, 7, 8, 10, 11, 13, 42, 44, 45, 47, 48, 50, 51, 53 DQ0~DQ15 (Data Input/Output DQ pins have the same function as I/O pins on a conventional DRAM. 1,1,4,27/ 28,41,54 V _{DD} /V _{SS} (Power Supply/Ground) V _{DDD} and V _{SS} are power supply pins for internal circuits. 3, 9, 43, 49/ 6, 12, 46, 52 NC NC NC			
23~26, 22, 29~35A0~A11Row address (A0 to A11) is determined by A0 to A11 level at the bank active command cycle CLK rising edge. CA (CA0 to CA8) is determined by A0 to A8 level at the read or write command cycle CLK rising edge. And this column address becomes burst access start address. A10 defines the pre-charge mode. When A10= High at the pre-charge command cycle, all banks are pre-charged. But when A10= Low at the pre-charge command cycle, all banks are pre-charged. But when A10= Low at the pre-charge command cycle, only the bank that is selected by BA0/BA1 is pre-charged.20, 21BA0, BA1(Bank Address) Selects which bank is to be active.18/RAS(Row Address Strobe) Latches Row Address Strobe)17/CAS(Column Address Strobe) Latches Column Addresses on the positive rising edge of the CLK with /CAS low. Enables column access.16/WE(Write Enable) Latches Column Addresses on the positive rising edge of the CLK with /CAS low. Enables column access.39/15UDQM/LDQM(Data Input/Output Mask) DQM controls I/O buffers.2, 4, 5, 7, 8, 10, 1, 13, 42, 44, 45, 3, 9, 43, 49/ 6, 12, 46, 52V _{DDQ} /V _{SS0} 36,40NCThis pin is recommended to be left No Connection on the			
23~26, 22, 29~35A0~A11the bank active command cycle CLK rising edge. CA (CA0 to CA8) is determined by A0 to A8 level at the read or write command cycle CLK rising edge. And this column address becomes burst access start address. A10 defines the pre-charge mode. When A10= High at the pre-charge command cycle, all banks are pre-charged. But when A10=Low at the pre-charge command cycle, only the bank that is selected by BA0/BA1 is pre-charged.20, 21BA0, BA1(Bank Address) Selects which bank is to be active.18/RAS(Row Address Strobe) Latches Row Address storbe) Latches Column Address storbe) Latches Column Address storbe) Latches Column Addresses on the positive rising edge of the CLK with /CAS low. Enables column access.16/WE(Write Enable) Latches Column Addresses on the positive rising edge of the CLK with /CAS low. Enables column access.39/15UDQM/LDQM(Data Input/Output Mask) DQM controls I/O buffers.1, 1, 1, 2, 2, 4, 45, 5DQ0~DQ15(Data Input/Output) VDD and Vss are power supply pins for internal circuits.3, 9, 43, 49/ 6, 12, 46, 52V _{DD0} /Vsso(Power Supply/Ground) V _{DDD} and Vss are power supply pins for the output buffers.36,40NCThis pin is recommended to be left No Connection on the			
23~26, 22, 29~35A0~A11CA (CA0 to CA8) is determined by A0 to Å8 level at the read or write command cycle CLK rising edge. And this column address becomes burst access start address. A10 defines the pre-charge mode. When A10= High at the pre-charge command cycle, all banks are pre-charged. But when A10= Low at the pre-charge command cycle, only the bank that is selected by BA0/BA1 is pre-charged.20, 21BA0, BA1(Bank Address) Selects which bank is to be active. (Row Address Strobe) Latches Row Address Strobe)18/RAS(Column Address Strobe) Latches Row Addresses on the positive rising edge of the CLK with /RAS "L". Enables row access & pre-charge. (Column Address Strobe) Latches Column Addresses on the positive rising edge of the CLK with /CAS low. Enables column access.16/WELatches Column Addresses on the positive rising edge of the CLK with /CAS low. Enables column access.39/15UDQM/LDQM(Data Input/Output Mask) DQM controls I/O buffers.11, 13, 42, 44, 45, 47, 48, 50, 51, 53DQ0~DQ15DQ pins have the same function as I/O pins on a conventional DRAM.1,14,27/ 28,41,54V _{DD} /V _{SS} (Power Supply/Ground) V _{DD0} and V _{SS0} are power supply pins for internal circuits.3, 9, 43, 49/ 6, 12, 46, 52NCNC(No Connection) This pin is recommended to be left No Connection on the			· · · · ·
23~26, 22, 29~35A0~A11write command cycle CLK rising edge. And this column address becomes burst access start address. A10 defines the pre-charge mode. When A10= High at the pre-charge command cycle, all banks are pre-charged. But when A10= Low at the pre-charge command cycle, only the bank that is selected by BA0/BA1 is pre-charged.20, 21BA0, BA1(Bank Address) Selects which bank is to be active.18/RAS(Bank Address Strobe) Latches Row Addresses on the positive rising edge of the CLK with /RAS "L". Enables row access & pre-charge.17/CAS(Column Address Strobe) Latches Column Addresses on the positive rising edge of the CLK with /CAS low. Enables column access.16/WELatches Column Addresses on the positive rising edge of the CLK with /CAS low. Enables column access.39/15UDQM/LDQMDQ0~DQ152, 4, 5, 7, 8, 10, 11, 13, 42, 44, 45, 47, 48, 50, 51, 53DQ0~DQ151, 14, 27/ 28,41,54V _{DD0} /V _{SS} (Power Supply/Ground) V _{DD0} and V _{SS} are power supply pins for internal circuits.3, 9, 43, 49/ 6, 12, 46, 52NCNC36,40NCThis pin is recommended to be left No Connection on the			, , ,
And this column address becomes burst access start address. A10 defines the pre-charge mode. When A10= High at the pre-charge command cycle, all banks are pre-charged. But when A10= Low at the pre-charge command cycle, only the bank that is selected by BA0/BA1 is pre-charged.20, 21BA0, BA1(Bank Address) Selects which bank is to be active.18/RAS(Row Address Strobe) Latches Row Addresses on the positive rising edge of the CLK with /RAS "L". Enables row access & pre-charge.17/CAS(Column Address Strobe) Latches Column Addresses on the positive rising edge of the CLK with /CAS low. Enables column access.16/WE(Write Enable) Latches Column Addresses on the positive rising edge of the CLK with /CAS low. Enables column access.39/15UDQM/LDQM(Data Input/Output Mask) DQM controls I/O buffers.2, 4, 5, 7, 8, 10, 11, 13, 42, 44, 45, 47, 48, 50, 51, 53(Data Input/Output) DQ pins have the same function as I/O pins on a conventional DRAM.1,14,27/ 28,41,54V _{DD} /V _{SS} (Power Supply/Ground) V _{DD} and V _{SS} are power supply pins for internal circuits.3, 9, 43, 49/ 6, 12, 46, 52NC(NC Connection) This pin is recommended to be left No Connection on the	00,00,00,00,05		
pre-charge command cycle, all banks are pre-charged. But when A10= Low at the pre-charge command cycle, only the bank that is selected by BA0/BA1 is pre-charged.20, 21BA0, BA1(Bank Address) Selects which bank is to be active.18/RAS(Row Address Strobe) Latches Row Addresses on the positive rising edge of the CLK with /RAS "L". Enables row access & pre-charge.17/CAS(Column Addresses Strobe) Latches Column Addresses on the positive rising edge of the CLK with /CAS low. Enables column access.16/WE(Write Enable) Latches Column Addresses on the positive rising edge of the CLK with /CAS low. Enables column access.39/15UDQM/LDQM(Data Input/Output Mask) DQM controls I/O buffers.2, 4, 5, 7, 8, 10, 11, 13, 42, 44, 45, 47, 48, 50, 51, 53(Data Input/Output) DQ pins have the same function as I/O pins on a conventional DRAM.1,14,27/ 28,41,54V _{DD} /V _{SS} (Power Supply/Ground) V _{DD and V_{SS} are power supply pins for internal circuits.3, 9, 43, 49/ 6, 12, 46, 52NC(No Connection) This pin is recommended to be left No Connection on the}	23~20, 22, 29~35	AU~ATT	And this column address becomes burst access start address.
But when A10= Low at the pre-charge command cycle, only the bank that is selected by BA0/BA1 is pre-charged.20, 21BA0, BA1(Bank Address) Selects which bank is to be active.18/RAS(Row Address Strobe) Latches Row Addresses on the positive rising edge of the CLK with /RAS "L". Enables row access & pre-charge.17/CAS(Column Address Strobe) Latches Column Addresses on the positive rising edge of the CLK with /CAS low. Enables column access.16/WE(Write Enable) Latches Column Addresses on the positive rising edge of the CLK with /CAS low. Enables column access.39/15UDQM/LDQM(Data Input/Output Mask) DQM controls I/O buffers.2, 4, 5, 7, 8, 10, 11, 13, 42, 44, 45, 45, 05, 51, 53DQ0~DQ15(Data Input/Output) DQ pins have the same function as I/O pins on a conventional DRAM.1,14,27/ 28,41,54V _{DD} /V _{SS} (Power Supply/Ground) V _{DD} and V _{SS} are power supply pins for internal circuits.36,40NC(No Connection) This pin is recommended to be left No Connection on the			
20, 21BA0, BA1(Bank Address) Selects which bank is to be active.18/RAS(Row Address Strobe) Latches Row Addresses on the positive rising edge of the CLK with /RAS "L". Enables row access & pre-charge.17/CAS(Column Addresse Strobe) Latches Column Addresses on the positive rising edge of the CLK with /CAS low. Enables column access.16/WE(Write Enable) Latches Column Addresses on the positive rising edge of the CLK with /CAS low. Enables column access.39/15UDQM/LDQM(Data Input/Output Mask) DQM controls I/O buffers.2, 4, 5, 7, 8, 10, 11, 13, 42, 44, 45, 47, 48, 50, 51, 53DQ0~DQ151, 14, 27/ 28,41,54V _{DD} /V _{SS} (Power Supply/Ground) V _{DD} and V _{SS} are power supply pins for internal circuits.3, 9, 43, 49/ 6, 12, 46, 52NC(No Connection) This pin is recommended to be left No Connection on the			
20, 21BA0, BA1(Bank Address) Selects which bank is to be active.18/RAS(Row Address Strobe) Latches Row Addresses on the positive rising edge of the CLK with /RAS "L". Enables row access & pre-charge.17/CAS(Column Addresse Strobe) Latches Column Addresses on the positive rising edge of the CLK with /CAS low. Enables column access.16/WE(Write Enable) Latches Column Addresses on the positive rising edge of the CLK with /CAS low. Enables column access.39/15UDQM/LDQM(Data Input/Output Mask) DQM controls I/O buffers.2, 4, 5, 7, 8, 10, 11, 13, 42, 44, 45, 28, 41, 54DQ0~DQ15(Data Input/Output) DQ pins have the same function as I/O pins on a conventional DRAM.1,14,27/ 28,41,54V _{DD} /Vss(Power Supply/Ground) V _{DD} and V _{SSQ} are power supply pins for internal circuits.3, 9, 43, 49/ 6, 12, 46, 52NC(Power Supply/Ground) V _{DDQ} and V _{SSQ} are power supply pins for the output buffers.36,40NCThis pin is recommended to be left No Connection on the			
20, 21BAU, BA1Selects which bank is to be active.18/RAS(Row Address Strobe) Latches Row Addresses on the positive rising edge of the CLK with /RAS "L". Enables row access & pre-charge.17/CAS(Column Address Strobe) Latches Column Addresses on the positive rising edge of the CLK with /CAS low. Enables column access.16/WELatches Column Addresses on the positive rising edge of the CLK with /CAS low. Enables column access.39/15UDQM/LDQM(Write Enable) Latches Column Addresses on the positive rising edge of the CLK with /CAS low. Enables column access.39/15UDQM/LDQM(Data Input/Output Mask) DQM controls I/O buffers.2, 4, 5, 7, 8, 10, 11, 13, 42, 44, 45, 47, 48, 50, 51, 53DQ0~DQ151,14,27/ 28,41,54VDD/VSS(Power Supply/Ground) V _{DD} and V _{SS} are power supply pins for internal circuits.3, 9, 43, 49/ 6, 12, 46, 52V _{DDQ} /V _{SSQ} (Power Supply/Ground) V _{DDQ} and V _{SSQ} are power supply pins for the output buffers.36,40NCThis pin is recommended to be left No Connection on the			
Selects withich bank is to be active.18/RAS(Row Address Strobe)18/RASLatches Row Addresses on the positive rising edge of the CLK with /RAS "L". Enables row access & pre-charge.17/CAS(Column Address Strobe)18Latches Column Addresses on the positive rising edge of the CLK with /CAS low. Enables column access.16/WELatches Column Addresses on the positive rising edge of the CLK with /CAS low. Enables column access.39/15UDQM/LDQM(Write Enable)2, 4, 5, 7, 8, 10, 11, 13, 42, 44, 45, 47, 48, 50, 51, 53DQ0~DQ1511, 14, 27/ 28, 41, 54VD0/Vss(Data Input/Output) VDD and Vss are power supply pins for internal circuits.3, 9, 43, 49/ 6, 12, 46, 52VDD0/Vss(Power Supply/Ground) VDD0 and Vss are power supply pins for the output buffers.36,40NCThis pin is recommended to be left No Connection on the	20, 21	BA0, BA1	
18/RASLatches Row Addresses on the positive rising edge of the CLK with /RAS "L". Enables row access & pre-charge.17/CAS(Column Address Strobe) Latches Column Addresses on the positive rising edge of the CLK with /CAS low. Enables column access.16/WE(Write Enable) Latches Column Addresses on the positive rising edge of the CLK with /CAS low. Enables column access.39/15UDQM/LDQM(Write Enable) Latches Column Addresses on the positive rising edge of the CLK with /CAS low. Enables column access.39/15UDQM/LDQM(Data Input/Output Mask) DQM controls I/O buffers.2, 4, 5, 7, 8, 10, 11, 13, 42, 44, 45, 28,41,54DQ0~DQ15(Data Input/Output) DQ pins have the same function as I/O pins on a conventional DRAM.1,14,27/ 28,41,54V _{DD} /V _{SS} (Power Supply/Ground) V _{DD} and V _{SS} are power supply pins for internal circuits.3, 9, 43, 49/ 6, 12, 46, 52NC(No Connection) This pin is recommended to be left No Connection on the			
with /RAS "L". Enables row access & pre-charge.17/CAS(Column Address Strobe) Latches Column Addresses on the positive rising edge of the CLK with /CAS low. Enables column access.16/WE(Write Enable) Latches Column Addresses on the positive rising edge of the CLK with /CAS low. Enables column access.39/15UDQM/LDQM(Data Input/Output Mask) DQM controls I/O buffers.2, 4, 5, 7, 8, 10, 11, 13, 42, 44, 45,DQ0~DQ15(Data Input/Output) DQ pins have the same function as I/O pins on a conventional DRAM.1,14,27/ 28,41,54V_DD/Vss(Power Supply/Ground) V_DD /Vss(Power Supply/Ground) V_DD and V _{SSQ} are power supply pins for internal circuits.36,40NCThis pin is recommended to be left No Connection on the	10		
17/CAS(Column Address Strobe) Latches Column Addresses on the positive rising edge of the CLK with /CAS low. Enables column access.16/WE(Write Enable) Latches Column Addresses on the positive rising edge of the CLK with /CAS low. Enables column access.39/15UDQM/LDQM(Data Input/Output Mask) DQM controls I/O buffers.2, 4, 5, 7, 8, 10, 11, 13, 42, 44, 45, 28, 41, 54DQ0~DQ15(Data Input/Output) DQ pins have the same function as I/O pins on a conventional DRAM.1,14,27/ 28,41,54V_DD/V_SS(Power Supply/Ground) V_DD and V_SS are power supply pins for internal circuits.3, 9, 43, 49/ 6, 12, 46, 52V_DDQ/V_SSQ(Power Supply/Ground) V_DDQ and V_SSQ are power supply pins for the output buffers.36,40NCThis pin is recommended to be left No Connection on the	10	/hag	
17//CASLatches Column Addresses on the positive rising edge of the CLK with /CAS low. Enables column access.16/WE(Write Enable) Latches Column Addresses on the positive rising edge of the CLK with /CAS low. Enables column access.39/15UDQM/LDQM(Data Input/Output Mask) DQM controls I/O buffers.2, 4, 5, 7, 8, 10, 11, 13, 42, 44, 45, 28,41,54DQ0~DQ15(Data Input/Output) DQ pins have the same function as I/O pins on a conventional DRAM.1,14,27/ 28,41,54V _{DD} /V _{SS} (Power Supply/Ground) V _{DD} and V _{SS} are power supply pins for internal circuits.3, 9, 43, 49/ 6, 12, 46, 52V _{DDQ} /V _{SSQ} (Power Supply/Ground) V _{DDQ} and V _{SSQ} are power supply pins for the output buffers.36,40NCThis pin is recommended to be left No Connection on the			· · · · ·
CLK with /CAS low. Enables column access.16/WE(Write Enable) Latches Column Addresses on the positive rising edge of the CLK with /CAS low. Enables column access.39/15UDQM/LDQM(Data Input/Output Mask) DQM controls I/O buffers.2, 4, 5, 7, 8, 10, 11, 13, 42, 44, 45, 47, 48, 50, 51, 53DQ0~DQ15(Data Input/Output) DQ pins have the same function as I/O pins on a conventional DRAM.1,14,27/ 28,41,54V _{DD} /V _{SS} (Power Supply/Ground) V _{DD} and V _{SS} are power supply pins for internal circuits.3, 9, 43, 49/ 6, 12, 46, 52V _{DDQ} /V _{SSQ} (Power Supply/Ground) V _{DDQ} and V _{SSQ} are power supply pins for the output buffers.36,40NCThis pin is recommended to be left No Connection on the	17	/CAS	
16/WE(Write Enable) Latches Column Addresses on the positive rising edge of the CLK with /CAS low. Enables column access.39/15UDQM/LDQM(Data Input/Output Mask) DQM controls I/O buffers.2, 4, 5, 7, 8, 10, 11, 13, 42, 44, 45,DQ0~DQ15(Data Input/Output) DQ pins have the same function as I/O pins on a conventional DRAM.1,14,27/ 28,41,54V_DD/V_SS(Power Supply/Ground) V_DD and V_SS are power supply pins for internal circuits.3, 9, 43, 49/ 6, 12, 46, 52V_DDQ/V_SSQ(Power Supply/Ground) V_DDQ and V_SSQ are power supply pins for the output buffers.36,40NCThis pin is recommended to be left No Connection on the		, 0.10	
CLK with /CAS low. Enables column access.39/15UDQM/LDQM2, 4, 5, 7, 8, 10, 11, 13, 42, 44, 45, 47, 48, 50, 51, 53DQ0~DQ1511, 13, 42, 44, 45, 47, 48, 50, 51, 53DQ0~DQ1511, 14,27/ 28,41,54VDD/VSS1,14,27/ 28,41,54VDD/VSS3, 9, 43, 49/ 6, 12, 46, 52VDD/VSS12, 46, 52VDD/VSS136,40NC136,40NC14,20 CompositionChara Input/Output) DQ pins have the same function as I/O pins on a conventional DRAM.14,27/ 28,41,54VDD/VSS14,27/ 28,41,54VDD/VSS14,27/ 28,41,54VDD/VSS14,27/ 28,41,54VDD/VSS14,27/ 28,41,54VDD/VSS15,246,52VDD/VSSQ16,12,46,52VDDQ/VSSQ17,246,52VDDQ/VSSQ17,246,52NC17,246,52NC136,40NC14,277This pin is recommended to be left No Connection on the			
39/15UDQM/LDQM(Data Input/Output Mask) DQM controls I/O buffers.2, 4, 5, 7, 8, 10, 11, 13, 42, 44, 45, 47, 48, 50, 51, 53DQ0~DQ15(Data Input/Output) DQ pins have the same function as I/O pins on a conventional DRAM.1,14,27/ 28,41,54V_DD/V_SS(Power Supply/Ground) V_DD and V_SS are power supply pins for internal circuits.3, 9, 43, 49/ 6, 12, 46, 52V_DDQ/V_SSQ(Power Supply/Ground) V_DDQ and V_SSQ are power supply pins for the output buffers.36,40NCThis pin is recommended to be left No Connection on the	16	/WE	Latches Column Addresses on the positive rising edge of the
39/15ODQM/LDQMDQM controls I/O buffers.2, 4, 5, 7, 8, 10, 11, 13, 42, 44, 45, 47, 48, 50, 51, 53DQ0~DQ15(Data Input/Output) DQ pins have the same function as I/O pins on a conventional DRAM.1,14,27/ 28,41,54V_DD/V_SS(Power Supply/Ground) V_DD and V_SS are power supply pins for internal circuits.3, 9, 43, 49/ 6, 12, 46, 52V_DDQ/V_SSQ(Power Supply/Ground) V_DDQ and V_SSQ are power supply pins for the output buffers.36,40NCThis pin is recommended to be left No Connection on the			CLK with /CAS low. Enables column access.
DQM controls I/O butters.2, 4, 5, 7, 8, 10, 11, 13, 42, 44, 45, 47, 48, 50, 51, 53DQ0~DQ15(Data Input/Output) DQ pins have the same function as I/O pins on a conventional DRAM.1,14,27/ 28,41,54 V_{DD}/V_{SS} (Power Supply/Ground) V_{DD} and V_{SS} are power supply pins for internal circuits.3, 9, 43, 49/ 6, 12, 46, 52 V_{DDQ}/V_{SSQ} (Power Supply/Ground) V_{DDQ} and V_{SSQ} are power supply pins for the output buffers.36,40NCThis pin is recommended to be left No Connection on the	39/15		
11, 13, 42, 44, 45, 47, 48, 50, 51, 53DQ0~DQ15DQ pins have the same function as I/O pins on a conventional DRAM.1,14,27/ 28,41,54 V_{DD}/V_{SS} (Power Supply/Ground) V_{DD} and V_{SS} are power supply pins for internal circuits.3, 9, 43, 49/ 6, 12, 46, 52 V_{DDQ}/V_{SSQ} (Power Supply/Ground) V_{DDQ} and V_{SSQ} are power supply pins for the output buffers.36,40NCNCThis pin is recommended to be left No Connection on the			
$\begin{array}{c c c c c c c c c c c c c c c c c c c $			
$\begin{array}{c c c c c c c c c c c c c c c c c c c $		DQ0~DQ15	
28,41,54 V _{DD} /V _{SS} V _{DD} and V _{SS} are power supply pins for internal circuits. 3, 9, 43, 49/ V _{DDQ} /V _{SSQ} (Power Supply/Ground) 6, 12, 46, 52 V _{DDQ} /V _{SSQ} V _{DDQ} and V _{SSQ} are power supply pins for the output buffers. 36,40 NC This pin is recommended to be left No Connection on the			
$28,41,54$ V_{DD} and V_{SS} are power supply pins for internal circuits. $3, 9, 43, 49/$ $6, 12, 46, 52$ V_{DDQ}/V_{SSQ} (Power Supply/Ground) V_{DDQ} and V_{SSQ} are power supply pins for the output buffers. $36,40$ NC(No Connection) This pin is recommended to be left No Connection on the		V_{DD}/V_{SS}	
6, 12, 46, 52 V _{DDQ} /V _{SSQ} V _{DDQ} and V _{SSQ} are power supply pins for the output buffers. 36,40 NC (No Connection) This pin is recommended to be left No Connection on the			
36,40 NC (No Connection) This pin is recommended to be left No Connection on the		V_{DDQ}/V_{SSQ}	
36,40 NC This pin is recommended to be left No Connection on the	0, 12, 40, 52		
	36.40	NC	
	00,10		device.

Absolute Maximum Rating

Symbol	Item	Rating	Units	
$V_{\text{IN}}, V_{\text{OUT}}$	Input, Output Voltage	-0.3 ~ +4.6		V
V_{DD}, V_{DDQ}	Power Supply Voltage	-0.3 ~ +4.6		V
T _{OP}	Operating Temperature Range		0 ~ +70 25 ~ +85	°C
T _{STG}	Storage Temperature Range	-55 ~ +15	50	°C
PD	Power Dissipation	1	1	
los	Short Circuit Current	50		mA

Note: Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Capacitance (V_{CC} =3.3V, f=1MHz, T_A =25 °C)

Symbol	Parameter	Min.	Тур.	Max.	Units
C _{CLK}	Clock Capacitance	2.5		3.5	pF
Cı	Input Capacitance for CLK, CKE, Address, /CS, /RAS, /CAS, /WE, DQML, DQMU	2.5		4.0	pF
Co	Input/Output Capacitance	4.0		6.5	pF

Recommended DC Operating Conditions (T_A=-0 °C ~+70 °C)

Symbol	Parameter	Min.	Тур.	Max.	Units
V _{DD}	Power Supply Voltage	3.0	3.3	3.6	V
V _{DDQ}	Power Supply Voltage (for I/O Buffer)	3.0	3.3	3.6	V
V _{IH}	Input Logic High Voltage	2.0		V _{DD} +0.3	V
V _{IL}	Input Logic Low Voltage	-0.3		0.8	V

Note: * All voltages referred to V_{SS}.

* V_{IH} (max.) = 5.6V for pulse width 3ns

* V_{IL} (min.) = -2.0V for pulse width 3ns

Recommended DC Operating Conditions

$(V_{\text{DD}}{=}3.3V{\pm}0.3V,\,T_{\text{A}}{=}0\,^{\circ}\!\text{C}\,\sim\,70\,^{\circ}\!\text{C})$

Symbol	Parameter	Test Conditions	Max.	Units
I _{CC1}	Operating Current (Note 1)	Burst length=1, t _{RC} ≥t _{RC} (min.), I _{OL} =0mA, One bank active	75	mA
I _{CC2P}	Precharge Standby Current in	CKE≤V _{IL} (max.), t _{CK} =15ns	1	mA
I _{CC2PS}	Power Down Mode	CKE≤V _{IL} (max.), t _{CK} =∞	1	mA
I _{CC2N}	Precharge Standby Current in Non-power Down Mode	CKE≥V _{IL} (min.), t _{CK} =15ns, /CS≥V _{IH} (min.) Input signals are changed one time during 30ns	20	mA
I _{CC2NS}		$CKE \ge V_{IL}(min.), t_{CK} = \infty$, Input signals are stable	15	mA
I _{CC3P}	Active Standby Current in	CKE≤V _{IL} (max.), t _{CK} =15ns	7	mA
I _{CC3PS}	Power Down Mode	CKE≤V _{IL} (max.), t _{CK} =∞	5	mA
I _{CC3N}	Active Standby Current in Non-power Down Mode	CKE≥V _{IL} (min.), t _{CK} =15ns, /CS≥V _{IH} (min.) Input signals are changed one time during 30ns	45	mA
I _{CC3NS}		CKE≥V _{IL} (min.), t _{CK} =∞ , Input signals are stable	35	mA
I _{CC4}	Operating Current (Burst Mode) ^(Note 2)	t _{CCD} ≥2CLKs, I _{OL} =0mA	110	mA
I _{CC5}	Refresh Current (Note 3)	t _{RC} ≥t _{RC} (min.)	150	mA
I _{CC6}	Self Refresh Current	CKE≤0.2V	2	mA

*All voltages referenced to V_{SS} .

Note 1: I_{CC1} depends on output loading and cycle rates. Specified values are obtained with the output open. Input signals are changed only one time during t_{CK} (min.)

Note 2: I_{CC4} depends on output loading and cycle rates. Specified values are obtained with the output open. Input signals are changed only one time during t_{CK} (min.)


Note 3: Input signals are changed only one time during t_{CK} (min.)

Recommended DC Operating Conditions (Continued)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Units
IIL	Input Leakage Current	$0 \le V_I \le V_{DDQ}, V_{DDQ} = V_{DD}$ All other pins not under test=0V	-0.5		+0.5	uA
I _{OL}	Output Leakage Current	$0 \le V_O \le V_{DDQ}$, D_{OUT} is disabled	-0.5		+0.5	uA
V _{OH}	High Level Output Voltage	I _O =-4mA	2.4			V
V _{OL}	Low Level Output Voltage	I _O =+4mA			0.4	V

eorex


Block Diagram



AC Operating Test Conditions

(V _{DD} =3.3V±0.3V,	$T_{A}=0^{\circ}C^{2}\sim70^{\circ}C$
$(V_{DD} = 0.0 V \pm 0.0 V,$	$T_{A} = 0 0 70 0$

Item	Conditions
Output Reference Level	1.4V/1.4V
Output Load	See diagram as below
Input Signal Level	2.4V/0.4V
Transition Time of Input Signals	2ns
Input Reference Level	1.4V
	• Vtt=1.4∨



AC Operating Test Characteristics

(V_{DD}=3.3V±0.3V, T_A=0 °C ~70 °C)

Symbol	I Parameter		-7	<i>.</i> 5	-	7	-	6	Uni
Symbol	Farameter		Min.	Max.	Min.	Max.	Min.	Max.	te
+	Clock Cycle Time	CL=3	7.5		7		6		ns
t _{ск}		CL=2	10		10		10		115
+	Access Time form CLK	CL=3		5.4		5.4		5.4	20
t _{AC}		CL=2		6		6		6	ns
t _{CH}	CLK High Level Width		2.5		2.5		2.5		ns
t _{CL}	CLK Low Level Width		2.5		2.5		2.5		ns
+	Data out Hold Time	CL=3	2.5		2.5		2		20
t _{он}	Data-out Hold Time	CL=2							ns
+	Data-out High Impedance	CL=3	2.5	6	2.5	6	2	6	20
t _{HZ}	Time (Note 5)	CL=2							ns
t _{LZ}	Data-out Low Impedance Time		0		0		0		ns
t _{IH}	Input Hold Time		1		0.8		0.8		ns
t _{IS}	Input Setup Time		1.5		1.5		1.5		ns

* All voltages referenced to V_{SS} .

Note 5: t_{HZ} defines the time at which the output achieve the open circuit condition and is not referenced to output voltage levels.

AC Operating Test Characteristics (Continued)

Symbol	Parameter		-7	'.5	-7		-6		Units
Symbol	Farameter		Min.	Max.	Min.	Max.	Min.	Max.	Units
t _{RC}	ACTIVE to ACTIVE Command Period (<i>Note 6</i>)		67		62		60		ns
t _{RAS}	ACTIVE to PRECHARGE Command Period ^(Note 6)		45	100k	42	100k	42	100k	ns
t _{RP}	PRECHARGE to ACTIVE Command Period ^(Note 6)		20		20		20		ns
t _{RCD}	ACTIVE to READ/WRITE Delay Time (Note 6)		20		20		20		ns
t _{RRD}	ACTIVE(one) to ACTIVE(another) Command (<i>Note 6</i>)		15		14		12		ns
t _{CCD}	READ/WRITE Command to READ/WRITE Command		1		1		1		CLK
t _{DPL}	Date-in to PRECHARGE Command		2		2		2		CLK
t _{BDL}	Date-in to BURST Stop Command		1		1		1		CLK
	Data-out to High	CL=3	3		3			3	
	Impedance from PRECHARGE Command	CL=2	2		2			2	CLK
t _{REF}	Refresh Time (4,096 cycle)			64		64		64	ms

* All voltages referenced to V_{SS} .

Note 6: These parameters account for the number of clock cycles and depend on the operating frequency of the clock, as follows:

The number of clock cycles = Specified value of timing/clock period (Count Fractions as a whole number)


Recommended Power On and Initialization

The following power on and initialization sequence guarantees the device is preconditioned to each user's specific needs. (Like a conventional DRAM) During power on, all V_{DD} and V_{DDQ} pins must be built up simultaneously to the specified voltage when the input signals are held in the "NOP" state. The power on voltage must not exceed V_{DD} +0.3V on any of the input pins or V_{DD} supplies. (CLK signal started at same time)

After power on, an initial pause of 200 μ s is required followed by a precharge of all banks using the precharge command.

To prevent data contention on the DQ bus during power on, it is required that the DQM and CKE pins be held high during the initial pause period. Once all banks have been precharged, the Mode Register Set Command must be issued to initialize the Mode Register. A minimum of eight Auto Refresh cycles (CBR) are also required, and these may be done before or after programming the Mode Register.

Simplified State Diagram



eorex

Address Input for Mode Register Set

BA1	BA	0 A11	A10	A9	A8	A7	A6		A5 A	4	A3	A2	A	1	A 0
	Operation Mode							AS	Latency		BT	Bi	urst L	.ength	۱
													_ ↓		
											Burst	Leng	th		
									Sequent	ial	Interl	eave	A2	A1	A0
									1		1		0	0	0
									2		2	2	0	0	1
									4		4		0	1	0
									8		8		0	1	1
								╞	Reserve		Rese		1	0	0
									Reserve		Rese		1	0	1
								-	Reserve		Rese		1	1	0
									Full Pag	je	Rese	ervea	1	1	1
					Du	rst Type	- 1			A	2				
						erleave				A 1					
						quential				0					
					00	quentiai					,				
							¥								
				CAS	S Latenc	y	A6		A5		A4				
				Re	eserved		0		0		0				
				Re	eserved		0		0		1				
					2		0		1		0				
				-	3		0	_	1		1				
					eserved		1		0		0				
					eserved		1	+	0		1				
					eserved eserved		1	+	1 1		0				
					5561760		I		I		I				
	BA1	BA0	A11	A10	A9	A8	A	7		C	Operat	ion M	ode		
	0	0	0	0	0	0	0				-	ormal			
	0	0	0	0	1	0	0		Burst	t Re		h Sing	ale-bi	t Writ	e

eorex

Burst Type (A3)

Burst Length	A2	A1	A0	Sequential Addressing	Interleave Addressing
2	Х	Х	0	0 1	0 1
2	Х	Х	0	10	10
	Х	0	0	0123	0123
4	Х	0	1	1230	1032
4	Х	1	0	2301	2301
	Х	1	1	3012	3210
	0	0	0	01234567	01234567
	0	0	1	12345670	10325476
	0	1	0	23456701	23016745
8	0	1	1	34567012	32107654
0	1	0	0	45670123	45670123
	1	0	1	56701234	54761032
	1	1	0	67012345	67452301
	1	1	1	70123456	76543210
Full Page*	n	n	n	Cn Cn+1 Cn+2	-

* Page length is a function of I/O organization and column addressing ×16 (CA0 ~ CA8): Full page = 512bits

Command	Symbol	CK	E	/CS	/RAS	/CAS	/WE	BA0,	A10	A11,
Command	Symbol	n-1	n			70A3	/ • • ∟	BA1	AIU	A9~A10
Ignore Command	DESL	Н	Х	Н	Х	Х	Х	Х	Х	Х
No Operation	NOP	Н	Х	L	Н	Н	Н	Х	Х	Х
Burst Stop	BSTH	Н	Х	L	Н	Н	L	Х	Х	Х
Read	READ	Н	Х	L	Н	L	Н	V	L	V
Read with Auto Pre-charge	READA	Н	Х	L	Н	L	Н	V	Н	V
Write	WRIT	Н	Х	L	Н	L	L	V	L	V
Write with Auto Pre-charge	WRITA	Н	Х	L	L	Н	Н	V	Н	V
Bank Activate	ACT	Н	Х	L	L	Н	Н	V	V	V
Pre-charge Select Bank	PRE	Н	Х	L	L	Н	L	V	L	Х
Pre-charge All Banks	PALL	Н	Х	L	L	Н	L	Х	Н	Х
Mode Register Set	MRS	Н	Х	L	L	L	L	L	L	V

1. Command Truth Table

H = High level, L = Low level, X = High or Low level (Don't care), V = Valid data input

2. DQM Truth Table

Command	Symbol	Cł	<Ε	/CS	
Command	Symbol	n-1	n	/00	
Data Write/Output Enable	ENB	Н	Х	Н	
Data Mask/Output Disable	MASK	Н	Х	L	
Upper Byte Write Enable/Output Enable	BSTH	Н	Х	L	
Read	READ	Н	Х	L	
Read with Auto Pre-charge	READA	Н	Х	L	
Write	WRIT	Н	Х	L	
Write with Auto Pre-charge	WRITA	Н	Х	L	
Bank Activate	ACT	Н	Х	L	
Pre-charge Select Bank	PRE	Н	Х	L	
Pre-charge All Banks	PALL	Н	Х	L	
Mode Register Set	MRS	Н	Х	L	

H = High level, L = Low level, X = High or Low level (Don't care), V = Valid data input

3. CKE Truth Table

Item	Command	Symbol	CK	Έ	/CS	/RAS	/CAS	/WE	Addr.	
item	Command	Symbol	n-1	n	/00	/11/1/10	7040	/ • • ∟	//ddi.	
Activating	Clock Suspend Mode Entry		Н	L	Х	Х	Х	Х	Х	
Any	Clock Suspend Mode		L	L	Х	Х	Х	Х	Х	
Clock Suspend	Clock Suspend Mode Exit		L	Н	Х	Х	Х	Х	х	
Idle	CBR Refresh Command	REF	Н	Н	L	L	L	Н	Х	
Idle	Self Refresh Entry	SELF	Н	L	L	L	L	Н	Х	
Self Refresh	Self Refresh Exit		L	Н	L	Н	Н	Н	Х	
Sell hellesh			L	Н	Н	Х	Х	Х	Х	
Idle	Power Down Entry		Н	L	Х	Х	Х	Х	Х	
Power Down	Power Down Exit		L	Н	Х	Х	Х	Х	Х	

Remark H = High level, L = Low level, X = High or Low level (Don't care)

Current /CS /R/C /W Addr. Command Action State Nop or power down (Note 8) Н Х Х Х Х DESL Nop or power down (Note 8) н н Х Х NOP or BST L ILLEGAL (Note 9) L Н L Н BA/CA/A10 READ/READA ILLEGAL (Note 9) L н L L BA/CA/A10 WRIT/WRITA Idle Н Η BA/RA ACT Row activating L L L Н L BA, A10 PRE/PALL L Nop Refresh or self refresh L L L Н Х **REF/SELF** (Note 10) Op-Code MRS Mode register accessing L L L L DESL Н Х Х Х Х Nop Х Х NOP or BST L Н Н Nop Begin read: Determine AP (Note 11) L Н Н BA/CA/A10 **READ/READA** L Begin write: Determine AP (Note 11) L Н L BA/CA/A10 WRIT/WRITA L Row ILLEGAL (Note 9) Active L L н Н BA/RA ACT Pre-charge (Note 12) Н L L BA, A10 PRE/PALL L ILLEGAL (Note 10) **BEE/SELE** Т Т Т Н Х L L L L Op-Code MRS ILLEGAL Н Х Х Х DESL Х Continue burst to end \rightarrow Row active Н Х NOP Continue burst to end \rightarrow Row active L Н Н Н Н Х BST L L Burst stop \rightarrow Row active Terminate burst, new read: READ/READA н L BA/CA/A10 L Н Determine AP (Note 13) Terminate burst, start write: BA/CA/A10 WRIT/WRITA L L L L Read Determine AP (Note 13, 14) ILLEGAL (Note 9) L L Н Н BA/RA ACT Terminate burst, pre-charging PRE/PALL L L Н L BA, A10 (Note 10) L L L Н Х **REF/SELF** ILLEGAL L ILLEGAL L L L **Op-Code** MRS Continue burst to end \rightarrow Write Х Х Х Х DESL Н recoverina Continue burst to end \rightarrow Write L Н Н Н Х NOP recovering н н Х BST L L Burst stop \rightarrow Row active Terminate burst, start read: L н L н BA/CA/A10 READ/READA Determine AP 7, 8 (Note 13, 14) Write Terminate burst, new write: WRIT/WRITA L L L BA/CA/A10 L Determine AP 7 (Note 13) ILLEGAL (Note 9) L ACT L Н Н BA/RA Terminate burst, pre-charging L BA, A10 PRE/PALL L Н L (Note 15) Н Х **REF/SELF** ILLEGAL L L L L L **Op-Code** MRS ILLEGAL L Т

4. Operative Command Table (Note 7)

Remark H = High level, L = Low level, X = High or Low level (Don't care)

4. Operative Command Table (Continued) (Note 7)

Current State	/CS	/R	/C	/W	Addr.	Command	Action		
	Н	х	Х	Х	х	DESL	Continue burst to end \rightarrow Pre-charging		
	L	н	Н	Н	х	NOP	Continue burst to end \rightarrow Pre-charging		
	L	Н	Н	L	Х	BST	ILLEGAL		
Read with	L	Н	L	Н	BA/CA/A10	READ/READA	ILLEGAL ^(Note 9)		
AP	L	Н	L	L	BA/CA/A10	WRIT/WRITA	ILLEGAL ^(Note 9)		
	L	L	Н	Н	BA/RA	ACT	ILLEGAL ^(Note 9)		
	L	L	Н	L	BA, A10	PRE/PALL	ILLEGAL ^(Note 9)		
	L	L	L	Н	X	REF/SELF	ILLEGAL		
	L	L	L	L	Op-Code	MRS	ILLEGAL		
	Н	х	Х	х	Х	DESL	Burst to end \rightarrow Write recovering with auto pre-charge		
	L	н	Н	Н	х	NOP	Continue burst to end \rightarrow Write recovering with auto pre-charge		
	L	Н	Н	L	Х	BST	ILLEGAL		
Write with	L	Н	L	Н	BA/CA/A10	READ/READA	ILLEGAL ^(Note 9)		
AP	L	Н	L	L	BA/CA/A10	WRIT/WRITA	ILLEGAL (Note 9)		
	L	L	Н	Н	BA/RA	ACT	ILLEGAL ^(Note 9)		
	L	L	Н	L	BA, A10	PRE/PALL	ILLEGAL (Note 9)		
	L	L	L	Н	X	REF/SELF	ILLEGAL		
	L	L	L	L	Op-Code	MRS	ILLEGAL		
	Н	Х	Х	Х	X	DESL	Nop \rightarrow Enter idle after t _{BP}		
	L	Н	Н	Н	Х	NOP	Nop \rightarrow Enter idle after t _{BP}		
	L	Н	Н	L	Х	BST	ILLEGAL		
	L	Н	L	Н	BA/CA/A10	READ/READA	ILLEGAL (Note 9)		
Pre-charging	L	Н	L	L	BA/CA/A10	WRIT/WRITA	ILLEGAL ^(Note 9)		
	L	L	Н	Н	BA/RA	ACT	ILLEGAL ^(Note 9)		
	L	L	Н	L	BA, A10	PRE/PALL	Nop \rightarrow Enter idle after t _{RP}		
	L	L	L	Н	Х	REF/SELF	ILLEGAL		
	L	L	L	L	Op-Code	MRS	ILLEGAL		
	Н	Х	Х	Х	Х	DESL	Nop \rightarrow Enter idle after t _{RCD}		
	L	Н	Н	Н	Х	NOP	Nop \rightarrow Enter idle after t _{RCD}		
	L	Н	Н	L	Х	BST	ILLEGAL		
Row	L	Н	L	Н	BA/CA/A10	READ/READA	ILLEGAL (Note 9)		
Activating	L	Н	L	L	BA/CA/A10	WRIT/WRITA			
	L	L	Н	Н	BA/RA	ACT			
	L	L	Н	L	BA, A10	PRE/PALL	ILLEGAL (Note 9)		
	L	L	L	H	X	REF/SELF	ILLEGAL		
	L	L	L	L	Op-Code	MRS	ILLEGAL		

Remark H = High level, L = Low level, X = High or Low level (Don't care), AP = Auto Pre-charge

4. Operative Command Table (Continued) (Note 7)

Current State	/CS	/R	/C	/W	Addr.	Command	Action
	Н	Х	Х	Х	Х	DESL	Nop \rightarrow Enter row active after t _{DPL}
	L	Н	Н	Н	Х	NOP	Nop \rightarrow Enter row active after t _{DPL}
	L	Н	Н	L	Х	BST	Nop \rightarrow Enter row active after t _{DPL}
	L	Н	L	Н	BA/CA/A10	READ/READA	Start read, Determine AP
Write Recovering	L	Н	L	L	BA/CA/A10	WRIT/WRITA	New write, Determine AP (Note 14)
Recovering	L	L	Н	Н	BA/RA	ACT	ILLEGAL ^(Note 9)
	L	L	Н	L	BA, A10	PRE/PALL	ILLEGAL (Note 9)
	L	L	L	Н	Х	REF/SELF	ILLEGAL
	L	L	L	L	Op-Code	MRS	ILLEGAL
	Н	Х	Х	Х	Х	DESL	Nop \rightarrow Enter pre-charge after t _{DPL}
	L	Н	Н	Н	Х	NOP	Nop \rightarrow Enter pre-charge after t _{DPL}
	L	Н	Н	L	Х	BST	Nop \rightarrow Enter pre-charge after t _{DPL}
Write	L	Н	L	Н	BA/CA/A10	READ/READA	ILLEGAL (Note 9, 14)
Recovering	L	Н	L	L	BA/CA/A10	WRIT/WRITA	ILLEGAL ^(Note 9)
with AP	L	L	Н	Н	BA/RA	ACT	ILLEGAL ^(Note 9)
	L	L	Н	L	BA, A10	PRE/PALL	ILLEGAL
	L	L	L	Н	Х	REF/SELF	ILLEGAL
	L	L	L	L	Op-Code	MRS	ILLEGAL
	H	Х	Х	Х	Х	DESL	Nop \rightarrow Enter idle after t _{RC}
	L	Н	Н	Х	Х	NOP/BST	Nop \rightarrow Enter idle after t _{RC}
Refreshing	L	Н	L	Х	Х	READ/WRIT	ILLEGAL
	L	L	Н	Х	Х	ACT/PRE/PALL	ILLEGAL
	L	L	L	Х	Х	REF/SELF/MRS	ILLEGAL
	Н	Х	Х	Х	Х	DESL	Nop
Mode	L	Н	Н	Н	Х	NOP	Nop
Register	L	Н	Н	L	Х	BST	ILLEGAL
Accessing	L	Н	L	Х	Х	READ/WRIT	ILLEGAL
3	L	L	х	х	Х	ACT/PRE/PALL/ REF/SELF/MRS	ILLEGAL

Remark H = High level, L = Low level, X = High or Low level (Don't care), AP = Auto Pre-charge

Note 7: All entries assume that CKE was active (High level) during the preceding clock cycle.

Note 8: If all banks are idle, and CKE is inactive (Low level), SDRAM will enter Power down mode. All input buffers except CKE will be disabled.

Note 9: Illegal to bank in specified states;

Function may be legal in the bank indicated by Bank Address (BA), depending on the state of that bank.

- *Note 10:* If all banks are idle, and CKE is inactive (Low level), SDRAM will enter Self refresh mode. All input buffers except CKE will be disabled.
- *Note 11:* Illegal if t_{RCD} is not satisfied.
- *Note 12:* Illegal if t_{RAS} is not satisfied.
- Note 13: Must satisfy burst interrupt condition.
- Note 14: Must satisfy bus contention, bus turn around, and/or write recovery requirements.
- *Note 15:* Must mask preceding data which don't satisfy t_{DPL}.
- *Note 16:* Illegal if t_{RRD} is not satisfied.

5. Command Truth Table for CKE


Current State	Cł n-1	KE n	/CS	/R	/C	/W	Addr.	Action
	н	Х	х	х	х	х	Х	INVALID, CLK(n-1) would exit self refresh
	L	Н	Н	Х	Х	Х	Х	Self refresh recovery
Self Refresh	L	Н	L	Н	Н	Х	Х	Self refresh recovery
	L	Η	L	Н	L	Х	Х	ILLEGAL
	L	Н	L	L	Х	Х	Х	ILLEGAL
	L	L	Х	Х	Х	Х	Х	Maintain self refresh
	Н	Н	Н	Х	Х	Х	Х	Idle after t _{RC}
	Н	H	L	Н	Н	Х	Х	Idle after t _{RC}
	Н	Н	L	Н	L	Х	Х	ILLEGAL
Self Refresh	Н	Н	L	L	Х	Х	Х	ILLEGAL
Recovery	Н	L	Н	Х	Х	Х	Х	ILLEGAL
	Н	L	L	Н	Н	Х	Х	ILLEGAL
	Н	L	L	Н	L	Х	Х	ILLEGAL
	Н	L	L	L	Х	Х	Х	ILLEGAL
Davies Davis	Н	х	х	х	х	х	Х	INVALID, CLK(n-1) would exit power down
Power Down	L	Н	Х	Х	Х	Х	Х	Exit power down \rightarrow Idle
	L	L	Х	Х	Х	Х	Х	Maintain power down mode
	Н	Н	Н	Х	Х	Х		
	Н	Н	L	Н	Х	Х		Refer to operations in Operative Command Table
	Н	Н	L	L	Н	Х		
	Н	Н	L	L	L	Н	Х	Refresh
	Н	H	L	L	L	L	Op-Code	
Both Banks	Н	L	Н	Х	Х	Х		Refer to operations in Operative
Idle	Н	L	L	Н	Х	Х		Command Table
	Н	L	L	L	Н	Х		
	Н	L	L	L	L	Н	Х	Self refresh (Note 17)
	Н	L	L	L	L	L	Op-Code	Refer to operations in Operative Command Table
	L	Х	Х	Х	Х	Х	Х	Power down (Note 17)
Row Active	н	Х	х	х	х	х	Х	Refer to operations in Operative Command Table
now notive	L	Х	Х	Х	Х	Х	Х	Power down (Note 17)
	н	Н	x	X	X	X		Refer to operations in Operative Command Table
Any State Other than Listed above	н	L	х	х	х	х	х	Begin clock suspend next cycle (Note 18)
	L	Н	Х	Х	Х	Х	Х	Exit clock suspend next cycle
	L	L	Х	Х	Х	Х	Х	Maintain clock suspend

Remark: H = High level, L = Low level, X = High or Low level (Don't care)

Notes 17: Self refresh can be entered only from the both banks idle state.

Power down can be entered only from both banks idle or row active state. *Notes 18:* Must be legal command as defined in Operative Command Table

Package Description



DIM	Ν	MILLIMETER	S	INCHES				
DIIVI	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.		
A	-	_	1.20	-	-	0.047		
A1	0.05	_	0.15	0.002	-	0.006		
A2	0.95	1.00	1.05	0.037	0.039	0.041		
b	0.30	-	0.45	0.012	-	0.018		
С	0.12	_	0.21	0.005	_	0.008		
D	22.09	22.22	22.35	0.870	0.875	0.880		
е		0.80 BASIC		0.0315 BASIC				
E	11.56	11.76	11.96	0.455	0.463	0.471		
E1	10.03	10.16	10.29	0.395	0.400	0.405		
L	0.40	0.50	0.60	0.016	0.020	0.024		
R	0.12	_	0.25	0.005	_	0.010		
R1	0.12 –		_	0.005	_	_		

* Controlling dimension: millimeters

* Dimension D does not include mold protrusion. Mold protrusion shall not exceed 0.15mm (0.006") per side. Dimension E1 does not include interlead protrusion. Interlead protrusion shall not exceed 0.25mm (0.01") per side.

* Dimension b does not include dambar protrusions/intrusion. Allowable dambar protrusion shall not cause the lead to be wider than the MAX b dimension by more than 0.13mm. Dambar intrusion shall not cause the lead to be narrower than the MIN b dimension by more than 0.07mm.